JPH0232809B2 - - Google Patents
Info
- Publication number
- JPH0232809B2 JPH0232809B2 JP58233987A JP23398783A JPH0232809B2 JP H0232809 B2 JPH0232809 B2 JP H0232809B2 JP 58233987 A JP58233987 A JP 58233987A JP 23398783 A JP23398783 A JP 23398783A JP H0232809 B2 JPH0232809 B2 JP H0232809B2
- Authority
- JP
- Japan
- Prior art keywords
- clock signal
- data
- circuit
- input
- latch circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 230000003111 delayed effect Effects 0.000 claims description 7
- 238000010586 diagram Methods 0.000 description 3
- 230000000694 effects Effects 0.000 description 2
- 238000013481 data capture Methods 0.000 description 1
- 230000014759 maintenance of location Effects 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
- H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
- H03K3/027—Generators characterised by the type of circuit or by the means used for producing pulses by the use of logic circuits, with internal or external positive feedback
- H03K3/037—Bistable circuits
- H03K3/0372—Bistable circuits of the master-slave type
Landscapes
- Shift Register Type Memory (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP58233987A JPS60125011A (ja) | 1983-12-12 | 1983-12-12 | マスタ−スレ−ブ型フリップフロップ回路 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP58233987A JPS60125011A (ja) | 1983-12-12 | 1983-12-12 | マスタ−スレ−ブ型フリップフロップ回路 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS60125011A JPS60125011A (ja) | 1985-07-04 |
| JPH0232809B2 true JPH0232809B2 (cs) | 1990-07-24 |
Family
ID=16963763
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP58233987A Granted JPS60125011A (ja) | 1983-12-12 | 1983-12-12 | マスタ−スレ−ブ型フリップフロップ回路 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS60125011A (cs) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH0691431B2 (ja) * | 1987-03-02 | 1994-11-14 | 沖電気工業株式会社 | フリツプフロツプ回路用クロツク制御回路 |
-
1983
- 1983-12-12 JP JP58233987A patent/JPS60125011A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS60125011A (ja) | 1985-07-04 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPH07202686A (ja) | パルス発生器 | |
| JPH077901B2 (ja) | フリップフロップ回路 | |
| US6895523B2 (en) | Generation of pulse signals from a clock signal | |
| US5111066A (en) | Clock frequency doubler | |
| JPS62245814A (ja) | パルス回路 | |
| EP0225512B1 (en) | Digital free-running clock synchronizer | |
| US6633995B1 (en) | System for generating N pipeline control signals by delaying at least one control signal corresponding to a subsequent data path circuit | |
| JP2611034B2 (ja) | 遅延回路 | |
| US4933571A (en) | Synchronizing flip-flop circuit configuration | |
| JPS61101113A (ja) | フリツプフロツプ回路 | |
| JPH0232809B2 (cs) | ||
| JP3535243B2 (ja) | データ転送制御用クロック同期ｃ素子群 | |
| US5974102A (en) | Synchronizing circuit | |
| US6150861A (en) | Flip-flop | |
| JPH03201717A (ja) | フリップフロップ回路 | |
| JPS62168415A (ja) | ラツチ間伝送方式 | |
| JPH04233014A (ja) | コンピュータ・システム | |
| JPH0212411B2 (cs) | ||
| JP2646561B2 (ja) | クロック分配回路 | |
| JPH05327435A (ja) | 半導体集積回路装置 | |
| JPS6359212A (ja) | ラツチ回路 | |
| JPS59207724A (ja) | 入力回路 | |
| JPS642247B2 (cs) | ||
| JPS63232614A (ja) | フリツプフロツプ回路 | |
| JPH0219650B2 (cs) |