JPH0230049B2 - - Google Patents
Info
- Publication number
- JPH0230049B2 JPH0230049B2 JP57234069A JP23406982A JPH0230049B2 JP H0230049 B2 JPH0230049 B2 JP H0230049B2 JP 57234069 A JP57234069 A JP 57234069A JP 23406982 A JP23406982 A JP 23406982A JP H0230049 B2 JPH0230049 B2 JP H0230049B2
- Authority
- JP
- Japan
- Prior art keywords
- clock
- comparator
- scan
- register
- flop
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 238000000034 method Methods 0.000 claims description 18
- 238000010586 diagram Methods 0.000 description 5
- 230000000694 effects Effects 0.000 description 1
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/46—Multiprogramming arrangements
- G06F9/48—Program initiating; Program switching, e.g. by interrupt
- G06F9/4806—Task transfer initiation or dispatching
- G06F9/4812—Task transfer initiation or dispatching by interrupt, e.g. masked
- G06F9/4825—Interrupt from clock, e.g. time of day
Landscapes
- Engineering & Computer Science (AREA)
- Software Systems (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Test And Diagnosis Of Digital Computers (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP57234069A JPS59125420A (ja) | 1982-12-30 | 1982-12-30 | クロツク・コンパレ−タ制御方式 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP57234069A JPS59125420A (ja) | 1982-12-30 | 1982-12-30 | クロツク・コンパレ−タ制御方式 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS59125420A JPS59125420A (ja) | 1984-07-19 |
| JPH0230049B2 true JPH0230049B2 (ru) | 1990-07-04 |
Family
ID=16965099
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP57234069A Granted JPS59125420A (ja) | 1982-12-30 | 1982-12-30 | クロツク・コンパレ−タ制御方式 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS59125420A (ru) |
-
1982
- 1982-12-30 JP JP57234069A patent/JPS59125420A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS59125420A (ja) | 1984-07-19 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| EP0316904A2 (en) | Arithmetic processor performing mask and trap operations for exceptions | |
| JPS63279328A (ja) | 仮想計算機システムのゲスト実行制御方式 | |
| JPH0230049B2 (ru) | ||
| JPH01246602A (ja) | プログラマブルコントローラ用特殊機能ユニット | |
| JPS5916054A (ja) | マイクロ・プロセツサ | |
| JPH0573296A (ja) | マイクロコンピユータ | |
| JPS61241843A (ja) | 情報処理装置 | |
| JPS607540A (ja) | 割込制御回路 | |
| JPH0465407B2 (ru) | ||
| EP0454096B1 (en) | Interrupt control circuit and microcomputer system comprising the same | |
| JP3001526B1 (ja) | 割り込み処理回路及び割り込みデバッグ方法 | |
| JPH0553831A (ja) | 割込み機能付コンピユータ装置 | |
| JPS633328B2 (ru) | ||
| JP3168663B2 (ja) | 情報処理装置 | |
| JPH02264340A (ja) | マイクロプロセッサ | |
| JP2591211B2 (ja) | 高速割込み処理装置 | |
| JPS5998256A (ja) | 割込制御装置 | |
| JPS63732A (ja) | 割り込み要因レジスタ制御方式 | |
| JPH087692B2 (ja) | 仮想計算機システムにおけるタイマ制御方式 | |
| JPH03156647A (ja) | ウォッチドッグタイマ | |
| JPH05250161A (ja) | マイクロコンピュータ装置 | |
| JPH01184545A (ja) | マイクロプロセッサ | |
| JPH04270441A (ja) | データ処理装置 | |
| JPH03255528A (ja) | マイクロプログラム制御装置 | |
| JPS6254343A (ja) | デ−タ処理装置 |