JPH0217878B2 - - Google Patents
Info
- Publication number
- JPH0217878B2 JPH0217878B2 JP56148971A JP14897181A JPH0217878B2 JP H0217878 B2 JPH0217878 B2 JP H0217878B2 JP 56148971 A JP56148971 A JP 56148971A JP 14897181 A JP14897181 A JP 14897181A JP H0217878 B2 JPH0217878 B2 JP H0217878B2
- Authority
- JP
- Japan
- Prior art keywords
- output
- memory cell
- output buffer
- circuit
- data
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
- 
        - G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C8/00—Arrangements for selecting an address in a digital store
- G11C8/12—Group selection circuits, e.g. for memory block selection, chip selection, array selection
 
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Static Random-Access Memory (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title | 
|---|---|---|---|
| JP56148971A JPS5850698A (ja) | 1981-09-21 | 1981-09-21 | 半導体メモリ | 
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title | 
|---|---|---|---|
| JP56148971A JPS5850698A (ja) | 1981-09-21 | 1981-09-21 | 半導体メモリ | 
Publications (2)
| Publication Number | Publication Date | 
|---|---|
| JPS5850698A JPS5850698A (ja) | 1983-03-25 | 
| JPH0217878B2 true JPH0217878B2 (OSRAM) | 1990-04-23 | 
Family
ID=15464762
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date | 
|---|---|---|---|
| JP56148971A Granted JPS5850698A (ja) | 1981-09-21 | 1981-09-21 | 半導体メモリ | 
Country Status (1)
| Country | Link | 
|---|---|
| JP (1) | JPS5850698A (OSRAM) | 
Families Citing this family (4)
| Publication number | Priority date | Publication date | Assignee | Title | 
|---|---|---|---|---|
| JP2567399B2 (ja) * | 1987-05-29 | 1996-12-25 | 三栄源エフ・エフ・アイ株式会社 | キヤンデ− | 
| JP2712128B2 (ja) * | 1988-10-11 | 1998-02-10 | 株式会社日立製作所 | 半導体記憶装置 | 
| JP3450628B2 (ja) * | 1997-02-26 | 2003-09-29 | 株式会社東芝 | 半導体記憶装置 | 
| US6455096B1 (en) | 1998-04-28 | 2002-09-24 | Kabushiki Kaisha Hayashibara Seibutsu Kagaku Kenkyujo | Hard candy with a relatively-high moisture and hardness, and process of the same | 
Family Cites Families (1)
| Publication number | Priority date | Publication date | Assignee | Title | 
|---|---|---|---|---|
| JPS56134745A (en) * | 1980-03-26 | 1981-10-21 | Nec Corp | Integrated circuit device | 
- 
        1981
        - 1981-09-21 JP JP56148971A patent/JPS5850698A/ja active Granted
 
Also Published As
| Publication number | Publication date | 
|---|---|
| JPS5850698A (ja) | 1983-03-25 | 
Similar Documents
| Publication | Publication Date | Title | 
|---|---|---|
| KR910000968B1 (ko) | 반도체 기억장치 | |
| KR970011133B1 (ko) | 반도체 메모리 | |
| JP2663838B2 (ja) | 半導体集積回路装置 | |
| US4879692A (en) | Dynamic memory circuit with improved sensing scheme | |
| US4866674A (en) | Bitline pull-up circuit for a BiCMOS read/write memory | |
| US5539691A (en) | Semiconductor memory device and method for reading and writing data therein | |
| US4951259A (en) | Semiconductor memory device with first and second word line drivers | |
| JPH0373080B2 (OSRAM) | ||
| US4133049A (en) | Memory circuit arrangement utilizing one-transistor-per-bit memory cells | |
| US4888737A (en) | Semiconductor memory device | |
| KR910008100B1 (ko) | 반도체기억장치 | |
| US4858188A (en) | Semiconductor memory with improved write function | |
| US4634900A (en) | Sense amplifier | |
| JP2795074B2 (ja) | ダイナミックram | |
| JPH0217878B2 (OSRAM) | ||
| US6781917B2 (en) | Semiconductor memory device with dual port memory cells | |
| US5594681A (en) | Dynamic random access memory wherein timing of completion of data reading is advanced | |
| JPH08221990A (ja) | 半導体記憶装置 | |
| EP0481084A1 (en) | Dynamic ram in which timing of end of data read out is earlier than conventional | |
| JPH05274884A (ja) | 集積回路 | |
| US5553032A (en) | Dynamic random access memory wherein timing of completion of data reading is advanced | |
| US5337287A (en) | Dual port semiconductor memory device | |
| US5359567A (en) | Semiconductor memory device | |
| USRE34060E (en) | High speed semiconductor memory device having a high gain sense amplifier | |
| JP3379970B2 (ja) | 半導体記憶装置 |