JPH0215956B2 - - Google Patents
Info
- Publication number
- JPH0215956B2 JPH0215956B2 JP56079551A JP7955181A JPH0215956B2 JP H0215956 B2 JPH0215956 B2 JP H0215956B2 JP 56079551 A JP56079551 A JP 56079551A JP 7955181 A JP7955181 A JP 7955181A JP H0215956 B2 JPH0215956 B2 JP H0215956B2
- Authority
- JP
- Japan
- Prior art keywords
- output
- column
- memory
- memory cell
- output buffer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 230000015654 memory Effects 0.000 claims description 38
- 239000004065 semiconductor Substances 0.000 claims description 16
- 239000000872 buffer Substances 0.000 claims description 15
- 238000003491 array Methods 0.000 claims description 7
- 238000010586 diagram Methods 0.000 description 6
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 3
- 229910052782 aluminium Inorganic materials 0.000 description 3
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 2
- 229920005591 polysilicon Polymers 0.000 description 2
- 230000003111 delayed effect Effects 0.000 description 1
- 230000006698 induction Effects 0.000 description 1
- 230000007257 malfunction Effects 0.000 description 1
- 230000002093 peripheral effect Effects 0.000 description 1
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
Landscapes
- Static Random-Access Memory (AREA)
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP56079551A JPS57195381A (en) | 1981-05-26 | 1981-05-26 | Semiconductor memory |
US06/379,852 US4556961A (en) | 1981-05-26 | 1982-05-19 | Semiconductor memory with delay means to reduce peak currents |
DE19823219379 DE3219379A1 (de) | 1981-05-26 | 1982-05-24 | Halbleitervorrichtung |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP56079551A JPS57195381A (en) | 1981-05-26 | 1981-05-26 | Semiconductor memory |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS57195381A JPS57195381A (en) | 1982-12-01 |
JPH0215956B2 true JPH0215956B2 (fr) | 1990-04-13 |
Family
ID=13693138
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP56079551A Granted JPS57195381A (en) | 1981-05-26 | 1981-05-26 | Semiconductor memory |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS57195381A (fr) |
Families Citing this family (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6020387A (ja) * | 1983-07-15 | 1985-02-01 | Nec Corp | メモリ回路 |
JP2704885B2 (ja) * | 1988-08-03 | 1998-01-26 | 株式会社日立製作所 | 半導体記憶装置 |
JP3073991B2 (ja) * | 1988-04-19 | 2000-08-07 | セイコーエプソン株式会社 | 半導体記憶装置 |
JPH07114077B2 (ja) * | 1989-06-01 | 1995-12-06 | 三菱電機株式会社 | 不揮発性半導体記憶装置 |
JPH0354795A (ja) * | 1989-07-21 | 1991-03-08 | Nec Ic Microcomput Syst Ltd | 半導体記憶回路 |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5346238A (en) * | 1976-10-08 | 1978-04-25 | Toshiba Corp | Semiconductor memory unit |
-
1981
- 1981-05-26 JP JP56079551A patent/JPS57195381A/ja active Granted
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5346238A (en) * | 1976-10-08 | 1978-04-25 | Toshiba Corp | Semiconductor memory unit |
Also Published As
Publication number | Publication date |
---|---|
JPS57195381A (en) | 1982-12-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7093066B2 (en) | Method for bus capacitance reduction | |
US7489570B2 (en) | Semiconductor memory device with hierarchical bit line structure | |
KR910000968B1 (ko) | 반도체 기억장치 | |
KR970006192B1 (ko) | 고속동작 집적회로 정적 ram 메모리 | |
US4855957A (en) | Random access memory including switching elements to limit the number of energized data in pairs | |
US4951259A (en) | Semiconductor memory device with first and second word line drivers | |
US7539826B2 (en) | System, device, and method for improved mirror mode operation of a semiconductor memory device | |
US6707139B2 (en) | Semiconductor device with plural unit regions in which one or more MOSFETs are formed | |
KR950007449B1 (ko) | 메모리의 출력 버퍼 회로 | |
US20040004897A1 (en) | Layout structures of data input/output pads and peripheral circuits of integrated circuit memory devices | |
KR910000388B1 (ko) | 메모리셀 블록의 선택적 동작이 가능한 반도체 메모리장치 | |
JP2903064B2 (ja) | 分布データライン上に負荷を配置したメモリ及びその負荷配置方法 | |
US4982365A (en) | Semiconductor memory device with a potential level-setting circuit | |
KR100400049B1 (ko) | 행 선택신호에 의해 구동되는 워드 라인 및 이와 평행하게배치되는 열 선택신호 라인을 포함하는 반도체 메모리 장치 | |
KR950010141B1 (ko) | 반도체 집적회로장치 | |
JPH0421956B2 (fr) | ||
JPH0215956B2 (fr) | ||
US5818773A (en) | Semiconductor storage device | |
KR100247472B1 (ko) | 반도체기억장치및반도체집적회로장치 | |
JPH081754B2 (ja) | メモリ回路 | |
US5029142A (en) | Static memory device provided with a signal generating circuit for high-speed precharge | |
US6487138B2 (en) | Semiconductor memory | |
US5337287A (en) | Dual port semiconductor memory device | |
US6349069B2 (en) | Semiconductor memory device | |
JPH06334138A (ja) | 半導体記憶装置 |