JPH0214741B2 - - Google Patents

Info

Publication number
JPH0214741B2
JPH0214741B2 JP9177483A JP9177483A JPH0214741B2 JP H0214741 B2 JPH0214741 B2 JP H0214741B2 JP 9177483 A JP9177483 A JP 9177483A JP 9177483 A JP9177483 A JP 9177483A JP H0214741 B2 JPH0214741 B2 JP H0214741B2
Authority
JP
Japan
Prior art keywords
information processing
processing device
external information
port ram
writing
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP9177483A
Other languages
English (en)
Japanese (ja)
Other versions
JPS59216268A (ja
Inventor
Kazuyoshi Kuwabara
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Electric Co Ltd filed Critical Nippon Electric Co Ltd
Priority to JP9177483A priority Critical patent/JPS59216268A/ja
Publication of JPS59216268A publication Critical patent/JPS59216268A/ja
Publication of JPH0214741B2 publication Critical patent/JPH0214741B2/ja
Granted legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00Digital computers in general; Data processing equipment in general
    • G06F15/16Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
    • G06F15/163Interprocessor communication
    • G06F15/167Interprocessor communication using a common memory, e.g. mailbox

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Theoretical Computer Science (AREA)
  • Software Systems (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Multi Processors (AREA)
JP9177483A 1983-05-25 1983-05-25 マルチポ−トramを有する情報処理装置 Granted JPS59216268A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP9177483A JPS59216268A (ja) 1983-05-25 1983-05-25 マルチポ−トramを有する情報処理装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP9177483A JPS59216268A (ja) 1983-05-25 1983-05-25 マルチポ−トramを有する情報処理装置

Related Child Applications (1)

Application Number Title Priority Date Filing Date
JP13413487A Division JPS62295165A (ja) 1987-05-29 1987-05-29 マルチポ−トram

Publications (2)

Publication Number Publication Date
JPS59216268A JPS59216268A (ja) 1984-12-06
JPH0214741B2 true JPH0214741B2 (US20030199744A1-20031023-C00003.png) 1990-04-09

Family

ID=14035926

Family Applications (1)

Application Number Title Priority Date Filing Date
JP9177483A Granted JPS59216268A (ja) 1983-05-25 1983-05-25 マルチポ−トramを有する情報処理装置

Country Status (1)

Country Link
JP (1) JPS59216268A (US20030199744A1-20031023-C00003.png)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS62221747A (ja) * 1986-03-19 1987-09-29 Fujitsu Ltd マルチ・ポート・メモリ
JPH0397744U (US20030199744A1-20031023-C00003.png) * 1990-01-23 1991-10-08

Also Published As

Publication number Publication date
JPS59216268A (ja) 1984-12-06

Similar Documents

Publication Publication Date Title
JPS6113629B2 (US20030199744A1-20031023-C00003.png)
JPH0214741B2 (US20030199744A1-20031023-C00003.png)
JPS55108027A (en) Processor system
JPH0546527A (ja) デユアルポートメモリ回路
JPH0222748A (ja) 不揮発生メモリ制御回路
JPH09311812A (ja) マイクロコンピュータ
JPS62241045A (ja) 記憶装置
JPH0463424B2 (US20030199744A1-20031023-C00003.png)
JPS62295165A (ja) マルチポ−トram
JPS59231639A (ja) 端末インタ−フエ−ス装置
JPH01309159A (ja) マルチポートメモリ
JPS60169966A (ja) デ−タ処理装置
JP2876488B2 (ja) 半導体ファイルメモリ装置
JPH04278651A (ja) 主記憶装置
JPH0370816B2 (US20030199744A1-20031023-C00003.png)
JPS6048566A (ja) メモリバスアクセス方式
JPH0764849A (ja) プロセッサの共有メモリ制御装置
JPS61117651A (ja) インタ−フエイス装置
JPS61153770A (ja) 画像処理装置
JPH02211571A (ja) 情報処理装置
JPH04117697A (ja) マルチポートメモリ回路
JPH04326453A (ja) マルチプロセッサシステム
JPH0215095B2 (US20030199744A1-20031023-C00003.png)
JPH04170648A (ja) データ高速転送処理装置
JPS59175091A (ja) リフレツシユ制御方式