JPH02143844U - - Google Patents
Info
- Publication number
- JPH02143844U JPH02143844U JP5255789U JP5255789U JPH02143844U JP H02143844 U JPH02143844 U JP H02143844U JP 5255789 U JP5255789 U JP 5255789U JP 5255789 U JP5255789 U JP 5255789U JP H02143844 U JPH02143844 U JP H02143844U
- Authority
- JP
- Japan
- Prior art keywords
- carry signal
- counter
- holding circuit
- signal holding
- circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 230000001360 synchronised effect Effects 0.000 claims description 2
- 238000010586 diagram Methods 0.000 description 2
Landscapes
- Synchronisation In Digital Transmission Systems (AREA)
Description
第１図及び第２図はこの考案に係るカウンタの
キヤリー信号保持回路の実施例を示し、第１図は
回路図、第２図はカウンタの出力ＱＡ，ＱＢ，Ｑ
Ｃ，ＱＤの全出力信号とキヤリー信号及びＤタイ
プフリツプフロツプによるラツチのタイミングを
示すタイムチヤートである。第３図及び第４図は
従来の実施例を示し、第３図は回路図、第４図は
タイムチヤートである。
主な符号の説明、１，２，３，４：同期式４ビ
ツトバイナリカウンタ（カウンタ）、６：スパイ
クパルス、７：Ｄタイプフリツプフロツプ回路、
８：キヤリー信号。
1 and 2 show an embodiment of a carry signal holding circuit for a counter according to this invention, FIG. 1 is a circuit diagram, and FIG. 2 is a counter output QA, QB, Q.
This is a time chart showing the full output signals of C and QDs, the carry signals, and the timing of latching by a D type flip-flop. 3 and 4 show conventional embodiments, FIG. 3 is a circuit diagram, and FIG. 4 is a time chart. Explanation of main symbols: 1, 2, 3, 4: synchronous 4-bit binary counter (counter), 6: spike pulse, 7: D-type flip-flop circuit,
8: Carry signal.
Claims (1)
タイプフリツプフロツプ回路で保持するように構
成したことを特徴とするカウンタのキヤリー信号
保持回路。 The carry signal of the counter is clock synchronized.
A carry signal holding circuit for a counter, characterized in that the carry signal holding circuit is configured to be held by a type flip-flop circuit.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP5255789U JPH02143844U (en) | 1989-05-09 | 1989-05-09 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP5255789U JPH02143844U (en) | 1989-05-09 | 1989-05-09 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPH02143844U true JPH02143844U (en) | 1990-12-06 |
Family
ID=31572956
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP5255789U Pending JPH02143844U (en) | 1989-05-09 | 1989-05-09 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPH02143844U (en) |
-
1989
- 1989-05-09 JP JP5255789U patent/JPH02143844U/ja active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPH02143844U (en) | ||
| JPH02840U (en) | ||
| JPS617152U (en) | synchronization circuit | |
| JPS5957033U (en) | Specified number pulse generation circuit | |
| JPS63153182U (en) | ||
| JPH0357630U (en) | ||
| JPS6355628U (en) | ||
| JPH0365328U (en) | ||
| JPS62135281U (en) | ||
| JPS6286740U (en) | ||
| JPH01147441U (en) | ||
| JPS6399417U (en) | ||
| JPH033055U (en) | ||
| JPS63171027U (en) | ||
| JPH0322432U (en) | ||
| JPS617151U (en) | synchronization circuit | |
| JPS6320623U (en) | ||
| JPS61183000U (en) | ||
| JPS635529U (en) | ||
| JPH0249224U (en) | ||
| JPH0257630U (en) | ||
| JPS61193381U (en) | ||
| JPH02147932U (en) | ||
| JPS639631U (en) | ||
| JPS6157632U (en) |