JPH0211933B2 - - Google Patents

Info

Publication number
JPH0211933B2
JPH0211933B2 JP26232984A JP26232984A JPH0211933B2 JP H0211933 B2 JPH0211933 B2 JP H0211933B2 JP 26232984 A JP26232984 A JP 26232984A JP 26232984 A JP26232984 A JP 26232984A JP H0211933 B2 JPH0211933 B2 JP H0211933B2
Authority
JP
Japan
Prior art keywords
storage
access
system storage
local storage
address
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP26232984A
Other languages
English (en)
Japanese (ja)
Other versions
JPS61165172A (ja
Inventor
Kyoshi Sudo
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP26232984A priority Critical patent/JPS61165172A/ja
Publication of JPS61165172A publication Critical patent/JPS61165172A/ja
Publication of JPH0211933B2 publication Critical patent/JPH0211933B2/ja
Granted legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14Handling requests for interconnection or transfer
    • G06F13/16Handling requests for interconnection or transfer for access to memory bus

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Multi Processors (AREA)
JP26232984A 1984-12-11 1984-12-11 メモリアクセス制御方式 Granted JPS61165172A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP26232984A JPS61165172A (ja) 1984-12-11 1984-12-11 メモリアクセス制御方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP26232984A JPS61165172A (ja) 1984-12-11 1984-12-11 メモリアクセス制御方式

Publications (2)

Publication Number Publication Date
JPS61165172A JPS61165172A (ja) 1986-07-25
JPH0211933B2 true JPH0211933B2 (enrdf_load_stackoverflow) 1990-03-16

Family

ID=17374256

Family Applications (1)

Application Number Title Priority Date Filing Date
JP26232984A Granted JPS61165172A (ja) 1984-12-11 1984-12-11 メモリアクセス制御方式

Country Status (1)

Country Link
JP (1) JPS61165172A (enrdf_load_stackoverflow)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6418856A (en) * 1987-07-14 1989-01-23 Fujitsu Ltd Recognizing system for memory capacity
JPH0684594B2 (ja) * 1989-02-02 1994-10-26 株式会社神戸製鋼所 釣 糸

Also Published As

Publication number Publication date
JPS61165172A (ja) 1986-07-25

Similar Documents

Publication Publication Date Title
EP0283891A2 (en) Cache memory with hit predictive logic
JPH0211933B2 (enrdf_load_stackoverflow)
KR100246864B1 (ko) 제2캐시 메모리를 위한 캐시 플러시 방법 및 캐시 메모리를 갖춘 컴퓨터 메모리 시스템
JPH02133842A (ja) 中間バッファプリフェッチ制御方式
JP2504191B2 (ja) マイクロプロセッサ
JPS6242247A (ja) キヤツシユメモリ制御方式
JP3239042B2 (ja) マイクロコンピュータ
JPS58112144A (ja) 処理装置の割込制御装置
JPH0391055A (ja) ハードウエアロックのセット方法、ハードウエアロック制御装置、ハードウエアロックの検出方法と装置
JPH0447350A (ja) 主記憶読み出し応答制御方式
JPS62164134A (ja) ハ−ドウエアスタツク制御方式
JPS6120139A (ja) 割込み制御方式
JPH03228151A (ja) キャッシュメモリの無効化制御装置
JP2001092774A (ja) Dmaバースト転送制御装置
JPH0481939A (ja) マイクロコンピュータの制御方式
JPH02183342A (ja) 割込み制御装置
JPH04128961A (ja) マルチプロセッサ制御方式
JPH08123725A (ja) ライトバック式キャッシュシステム
JPS6029131B2 (ja) 診断方式
JPH02307123A (ja) 計算機
JPH08305564A (ja) マイクロコンピュータ
JPS5914061A (ja) メモリバンク切換回路
JPH0443355B2 (enrdf_load_stackoverflow)
JPH0217541A (ja) スタツク方式マイクロコンピュータ
JPH0150936B2 (enrdf_load_stackoverflow)