JPH0158895B2 - - Google Patents

Info

Publication number
JPH0158895B2
JPH0158895B2 JP5578182A JP5578182A JPH0158895B2 JP H0158895 B2 JPH0158895 B2 JP H0158895B2 JP 5578182 A JP5578182 A JP 5578182A JP 5578182 A JP5578182 A JP 5578182A JP H0158895 B2 JPH0158895 B2 JP H0158895B2
Authority
JP
Japan
Prior art keywords
output
nand gate
bistable circuit
counter
output signal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP5578182A
Other languages
English (en)
Japanese (ja)
Other versions
JPS58172017A (ja
Inventor
Hiroshi Mizuguchi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Holdings Corp
Original Assignee
Matsushita Electric Industrial Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Matsushita Electric Industrial Co Ltd filed Critical Matsushita Electric Industrial Co Ltd
Priority to JP5578182A priority Critical patent/JPS58172017A/ja
Publication of JPS58172017A publication Critical patent/JPS58172017A/ja
Publication of JPH0158895B2 publication Critical patent/JPH0158895B2/ja
Granted legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K5/00Manipulating of pulses not covered by one of the other main groups of this subclass
    • H03K5/15Arrangements in which pulses are delivered at different times at several outputs, i.e. pulse distributors
    • H03K5/15013Arrangements in which pulses are delivered at different times at several outputs, i.e. pulse distributors with more than two outputs
    • H03K5/15026Arrangements in which pulses are delivered at different times at several outputs, i.e. pulse distributors with more than two outputs with asynchronously driven series connected output stages
    • H03K5/15033Arrangements in which pulses are delivered at different times at several outputs, i.e. pulse distributors with more than two outputs with asynchronously driven series connected output stages using a chain of bistable devices

Landscapes

  • Physics & Mathematics (AREA)
  • Nonlinear Science (AREA)
  • Manipulation Of Pulses (AREA)
JP5578182A 1982-04-02 1982-04-02 同期パルス発生装置 Granted JPS58172017A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP5578182A JPS58172017A (ja) 1982-04-02 1982-04-02 同期パルス発生装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP5578182A JPS58172017A (ja) 1982-04-02 1982-04-02 同期パルス発生装置

Publications (2)

Publication Number Publication Date
JPS58172017A JPS58172017A (ja) 1983-10-08
JPH0158895B2 true JPH0158895B2 (en, 2012) 1989-12-14

Family

ID=13008434

Family Applications (1)

Application Number Title Priority Date Filing Date
JP5578182A Granted JPS58172017A (ja) 1982-04-02 1982-04-02 同期パルス発生装置

Country Status (1)

Country Link
JP (1) JPS58172017A (en, 2012)

Also Published As

Publication number Publication date
JPS58172017A (ja) 1983-10-08

Similar Documents

Publication Publication Date Title
JPH0763135B2 (ja) 半導体集積論理回路
JPS6179318A (ja) フリツプフロツプ回路
JPH0158895B2 (en, 2012)
US4741005A (en) Counter circuit having flip-flops for synchronizing carry signals between stages
JP2543108B2 (ja) 同期パルス発生装置
JP2646561B2 (ja) クロック分配回路
JPH052016B2 (en, 2012)
JPH05327435A (ja) 半導体集積回路装置
KR0184153B1 (ko) 주파수 분주 회로
JPS639770B2 (en, 2012)
JP2550999B2 (ja) 同期パルス発生回路
JPH0219650B2 (en, 2012)
JPH04186913A (ja) エッジ検出回路
JPH0154886B2 (en, 2012)
JPH0154887B2 (en, 2012)
JPS59207724A (ja) 入力回路
JPS642247B2 (en, 2012)
JPH0161267B2 (en, 2012)
JPH0161266B2 (en, 2012)
JP2658327B2 (ja) 論理回路
JPH0137886B2 (en, 2012)
JPH0232809B2 (en, 2012)
JPS61110253A (ja) 同期化回路
JPS6160456B2 (en, 2012)
JPS5943780B2 (ja) デ−タトランスフア信号発生回路