JPH0156572B2 - - Google Patents
Info
- Publication number
- JPH0156572B2 JPH0156572B2 JP57187101A JP18710182A JPH0156572B2 JP H0156572 B2 JPH0156572 B2 JP H0156572B2 JP 57187101 A JP57187101 A JP 57187101A JP 18710182 A JP18710182 A JP 18710182A JP H0156572 B2 JPH0156572 B2 JP H0156572B2
- Authority
- JP
- Japan
- Prior art keywords
- output
- clock signal
- level
- signal
- reset
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K23/00—Pulse counters comprising counting chains; Frequency dividers comprising counting chains
- H03K23/58—Gating or clocking signals not applied to all stages, i.e. asynchronous counters
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K21/00—Details of pulse counters or frequency dividers
- H03K21/16—Circuits for carrying over pulses between successive decades
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K23/00—Pulse counters comprising counting chains; Frequency dividers comprising counting chains
- H03K23/58—Gating or clocking signals not applied to all stages, i.e. asynchronous counters
- H03K23/62—Gating or clocking signals not applied to all stages, i.e. asynchronous counters reversible
Landscapes
- Electronic Switches (AREA)
- Logic Circuits (AREA)
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP18710182A JPS5975723A (ja) | 1982-10-25 | 1982-10-25 | プログラマブルカウンタ |
US06/542,195 US4587665A (en) | 1982-10-15 | 1983-10-14 | Binary counter having buffer and coincidence circuits for the switched bistable stages thereof |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP18710182A JPS5975723A (ja) | 1982-10-25 | 1982-10-25 | プログラマブルカウンタ |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5975723A JPS5975723A (ja) | 1984-04-28 |
JPH0156572B2 true JPH0156572B2 (enrdf_load_html_response) | 1989-11-30 |
Family
ID=16200118
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP18710182A Granted JPS5975723A (ja) | 1982-10-15 | 1982-10-25 | プログラマブルカウンタ |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5975723A (enrdf_load_html_response) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4891827A (en) * | 1988-03-07 | 1990-01-02 | Digital Equipment Corporation | Loadable ripple counter |
Family Cites Families (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6017179B2 (ja) * | 1978-06-21 | 1985-05-01 | 三菱電機株式会社 | プリセツト回路 |
JPS56747A (en) * | 1979-06-18 | 1981-01-07 | Toshiba Corp | Binary counter circuit |
-
1982
- 1982-10-25 JP JP18710182A patent/JPS5975723A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS5975723A (ja) | 1984-04-28 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5497114A (en) | Flip-flop circuit | |
JPH0691431B2 (ja) | フリツプフロツプ回路用クロツク制御回路 | |
US5175753A (en) | Counter cell including a latch circuit, control circuit and a pull-up circuit | |
JPH0156572B2 (enrdf_load_html_response) | ||
EP0293808A2 (en) | Semiconductor integrated circuit | |
JPH0156573B2 (enrdf_load_html_response) | ||
JP2786463B2 (ja) | フリップフロップ回路 | |
JP3565257B2 (ja) | フリップフロップ回路 | |
JPH0156571B2 (enrdf_load_html_response) | ||
JPS622485B2 (enrdf_load_html_response) | ||
KR100278992B1 (ko) | 전가산기 | |
JPH06244709A (ja) | データ入出力制御回路 | |
JP2656241B2 (ja) | アツプダウンカウンタ回路 | |
JPH06260902A (ja) | フリップフロップ回路 | |
KR20010006850A (ko) | 스큐 포인터 발생 회로 및 방법 | |
JP3235105B2 (ja) | 演算回路 | |
KR0120559B1 (ko) | 토글과 버퍼링을 위한 장치 | |
JP3185870B2 (ja) | 高速高駆動型信号伝送回路 | |
JPS63211914A (ja) | マスタスレ−ブ型フリツプフロツプ回路 | |
JP2706043B2 (ja) | ダイナミック型セット・リセットフリップフロップ | |
JP2595272B2 (ja) | ダイナミック型セット・リセットフリップフロップ | |
JP2699496B2 (ja) | 出力回路 | |
KR900008101B1 (ko) | 트라이 스테이트 인버터를 이용한 플립플롭 | |
KR890005160B1 (ko) | D-플립플롭과 버퍼 겸용 집적회로 | |
KR100222076B1 (ko) | 클럭 발생 회로 |