JPH0156573B2 - - Google Patents
Info
- Publication number
- JPH0156573B2 JPH0156573B2 JP57231367A JP23136782A JPH0156573B2 JP H0156573 B2 JPH0156573 B2 JP H0156573B2 JP 57231367 A JP57231367 A JP 57231367A JP 23136782 A JP23136782 A JP 23136782A JP H0156573 B2 JPH0156573 B2 JP H0156573B2
- Authority
- JP
- Japan
- Prior art keywords
- output
- clock signal
- level
- state
- signal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K23/00—Pulse counters comprising counting chains; Frequency dividers comprising counting chains
- H03K23/58—Gating or clocking signals not applied to all stages, i.e. asynchronous counters
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K21/00—Details of pulse counters or frequency dividers
- H03K21/16—Circuits for carrying over pulses between successive decades
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K23/00—Pulse counters comprising counting chains; Frequency dividers comprising counting chains
- H03K23/58—Gating or clocking signals not applied to all stages, i.e. asynchronous counters
- H03K23/62—Gating or clocking signals not applied to all stages, i.e. asynchronous counters reversible
Landscapes
- Logic Circuits (AREA)
- Manipulation Of Pulses (AREA)
Priority Applications (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP57231367A JPS59122024A (ja) | 1982-12-27 | 1982-12-27 | プログラマブル分周装置 |
| US06/542,195 US4587665A (en) | 1982-10-15 | 1983-10-14 | Binary counter having buffer and coincidence circuits for the switched bistable stages thereof |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP57231367A JPS59122024A (ja) | 1982-12-27 | 1982-12-27 | プログラマブル分周装置 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS59122024A JPS59122024A (ja) | 1984-07-14 |
| JPH0156573B2 true JPH0156573B2 (enrdf_load_html_response) | 1989-11-30 |
Family
ID=16922504
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP57231367A Granted JPS59122024A (ja) | 1982-10-15 | 1982-12-27 | プログラマブル分周装置 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS59122024A (enrdf_load_html_response) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP4912035B2 (ja) * | 2006-05-25 | 2012-04-04 | 株式会社Ihiスター | 肥料散布機 |
Family Cites Families (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5267559A (en) * | 1975-12-02 | 1977-06-04 | Toshiba Corp | Counter |
| JPS6053929B2 (ja) * | 1977-09-26 | 1985-11-28 | 株式会社東芝 | プログラマブルカウンタ |
| JPS54154964A (en) * | 1978-05-29 | 1979-12-06 | Nec Corp | Programable counter |
| JPS56158534A (en) * | 1980-05-10 | 1981-12-07 | Nippon Gakki Seizo Kk | Programmable counter |
-
1982
- 1982-12-27 JP JP57231367A patent/JPS59122024A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS59122024A (ja) | 1984-07-14 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US5497114A (en) | Flip-flop circuit | |
| JPH0691431B2 (ja) | フリツプフロツプ回路用クロツク制御回路 | |
| JPH0691426B2 (ja) | 論理回路装置 | |
| JPH10190416A (ja) | フリップフロップ回路 | |
| US6211702B1 (en) | Input circuit | |
| US5023486A (en) | Logic output control circuit for a latch | |
| US4297591A (en) | Electronic counter for electrical digital pulses | |
| JPH0156573B2 (enrdf_load_html_response) | ||
| US6069498A (en) | Clock generator for CMOS circuits with dynamic registers | |
| US4342927A (en) | CMOS Switching circuit | |
| US5748541A (en) | Latch circuit operating in synchronization with clock signals | |
| US6278296B1 (en) | Dynamic logic circuit and integrated circuit device using the logic circuit | |
| JPH0156572B2 (enrdf_load_html_response) | ||
| JPH06244709A (ja) | データ入出力制御回路 | |
| JP3565257B2 (ja) | フリップフロップ回路 | |
| JP2912053B2 (ja) | 半導体集積回路 | |
| US6661257B2 (en) | Method for clocking charge recycling differential logic | |
| JPS622485B2 (enrdf_load_html_response) | ||
| JP3723993B2 (ja) | 低速動作保証リードオンリメモリ | |
| JPH04217116A (ja) | 出力回路 | |
| JPH0156571B2 (enrdf_load_html_response) | ||
| JPH0879042A (ja) | クロック制御回路 | |
| JPH05276002A (ja) | アナログスイッチ回路 | |
| JPH0522110A (ja) | 出力回路 | |
| JPS614979A (ja) | 半導体集積回路装置 |