JPH0153806B2 - - Google Patents
Info
- Publication number
- JPH0153806B2 JPH0153806B2 JP8477683A JP8477683A JPH0153806B2 JP H0153806 B2 JPH0153806 B2 JP H0153806B2 JP 8477683 A JP8477683 A JP 8477683A JP 8477683 A JP8477683 A JP 8477683A JP H0153806 B2 JPH0153806 B2 JP H0153806B2
- Authority
- JP
- Japan
- Prior art keywords
- circuit
- signal
- transistor
- output
- level
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 239000004065 semiconductor Substances 0.000 claims description 6
- 239000000758 substrate Substances 0.000 claims description 5
- 238000010586 diagram Methods 0.000 description 5
- 239000002131 composite material Substances 0.000 description 2
- 230000010355 oscillation Effects 0.000 description 2
- 239000003990 capacitor Substances 0.000 description 1
- 230000015556 catabolic process Effects 0.000 description 1
- 238000006243 chemical reaction Methods 0.000 description 1
- 230000001360 synchronised effect Effects 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/16—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop
- H03L7/18—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop
- H03L7/183—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between fixed numbers or the frequency divider dividing by a fixed number
- H03L7/191—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between fixed numbers or the frequency divider dividing by a fixed number using at least two different signals from the frequency divider or the counter for determining the time difference
Landscapes
- Stereo-Broadcasting Methods (AREA)
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP8477683A JPS59229905A (ja) | 1983-05-13 | 1983-05-13 | 位相比較器 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP8477683A JPS59229905A (ja) | 1983-05-13 | 1983-05-13 | 位相比較器 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS59229905A JPS59229905A (ja) | 1984-12-24 |
JPH0153806B2 true JPH0153806B2 (en:Method) | 1989-11-15 |
Family
ID=13840078
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP8477683A Granted JPS59229905A (ja) | 1983-05-13 | 1983-05-13 | 位相比較器 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS59229905A (en:Method) |
-
1983
- 1983-05-13 JP JP8477683A patent/JPS59229905A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS59229905A (ja) | 1984-12-24 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4629914A (en) | Phase comparing circuit | |
US5039889A (en) | Phase comparison circuit | |
US5343097A (en) | Phase comparator circuit and phase locked loop (PLL) circuit using the same | |
US5663686A (en) | Charge pump circuit and phase locked loop circuit using the charge pump circuit | |
JP4065423B2 (ja) | チャージポンプ、クロック再生回路及びレシーバー | |
JPH0154893B2 (en:Method) | ||
US4482869A (en) | PLL Detection circuit having dual bandwidth loop filter | |
KR890004160B1 (ko) | 자동 튜닝 위상동기루우프 fm검파 시스템 | |
JPH02305103A (ja) | Fm復調器 | |
JPH0153806B2 (en:Method) | ||
JPH0469442B2 (en:Method) | ||
JPS63287112A (ja) | Pllに使用され,1対の信号間の位相関係を示す信号を与える回路 | |
JPH0519321B2 (en:Method) | ||
JPH0349462Y2 (en:Method) | ||
JP2602484Y2 (ja) | Fmステレオ復調用pll回路 | |
JP2570864B2 (ja) | チャージポンプ回路 | |
JPS5938761Y2 (ja) | Pll回路のロ−パスフィルタ | |
JP2606651B2 (ja) | 4相信号発生回路 | |
JPH0638594B2 (ja) | Fmステレオ復調器 | |
JPH0342009B2 (en:Method) | ||
JP2602313B2 (ja) | 発振回路 | |
KR940000698B1 (ko) | 평형 차동 부하회로 | |
JP2602327B2 (ja) | 発振回路 | |
JP2573074B2 (ja) | 電圧制御型発振器 | |
JP2768013B2 (ja) | 分周器 |