JPH0149978B2 - - Google Patents

Info

Publication number
JPH0149978B2
JPH0149978B2 JP3306884A JP3306884A JPH0149978B2 JP H0149978 B2 JPH0149978 B2 JP H0149978B2 JP 3306884 A JP3306884 A JP 3306884A JP 3306884 A JP3306884 A JP 3306884A JP H0149978 B2 JPH0149978 B2 JP H0149978B2
Authority
JP
Japan
Prior art keywords
register
control
channel
control unit
control information
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP3306884A
Other languages
English (en)
Japanese (ja)
Other versions
JPS60176162A (ja
Inventor
Seiichi Shimizu
Teruo Aizawa
Satoshi Sugiura
Hirokazu Kondo
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP3306884A priority Critical patent/JPS60176162A/ja
Publication of JPS60176162A publication Critical patent/JPS60176162A/ja
Publication of JPH0149978B2 publication Critical patent/JPH0149978B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/10—Program control for peripheral devices
    • G06F13/12—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor
    • G06F13/122—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor where hardware performs an I/O function other than control of data transfer

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
JP3306884A 1984-02-23 1984-02-23 チヤネル制御方式 Granted JPS60176162A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP3306884A JPS60176162A (ja) 1984-02-23 1984-02-23 チヤネル制御方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP3306884A JPS60176162A (ja) 1984-02-23 1984-02-23 チヤネル制御方式

Publications (2)

Publication Number Publication Date
JPS60176162A JPS60176162A (ja) 1985-09-10
JPH0149978B2 true JPH0149978B2 (cs) 1989-10-26

Family

ID=12376408

Family Applications (1)

Application Number Title Priority Date Filing Date
JP3306884A Granted JPS60176162A (ja) 1984-02-23 1984-02-23 チヤネル制御方式

Country Status (1)

Country Link
JP (1) JPS60176162A (cs)

Also Published As

Publication number Publication date
JPS60176162A (ja) 1985-09-10

Similar Documents

Publication Publication Date Title
JPS61107434A (ja) デ−タ処理装置
US6728797B2 (en) DMA controller
US4639862A (en) Computer system
JPH0149978B2 (cs)
JPH01125644A (ja) データ転送装置
JPS61224051A (ja) バッファメモリ制御方法
JPH04355818A (ja) データ入出力制御装置
JP2545627B2 (ja) Ｃｐｕ間インタフェース方式
JP3151832B2 (ja) Ｄｍａコントローラ
JP3293838B2 (ja) データ転送方式
JP2581144B2 (ja) バス制御装置
JP2615046B2 (ja) レコード追加処理方法
JPS6019816B2 (ja) マイクロプログラム制御アダプタ
JP3331943B2 (ja) 情報処理装置および入出力制御装置
JPH04195563A (ja) メモリシステムの制御装置
JPH0685154B2 (ja) 中間バッファ制御方式
JP3270149B2 (ja) データ転送装置
JPH0346033A (ja) ジヨブ間データ転送制御方法
JPH0526216B2 (cs)
JPH0238976B2 (ja) Bekutoru*deetashorisochinoseigyohoshiki
JPS62134718A (ja) デ−タアクセス制御方式
JPS5854478A (ja) 主記憶制御方法
JPS6232543A (ja) タスク通信方式
JPS6373458A (ja) 共有メモリアクセス装置
JPH04342011A (ja) 非同期入出力制御方式