JPH0149054B2 - - Google Patents
Info
- Publication number
- JPH0149054B2 JPH0149054B2 JP23136882A JP23136882A JPH0149054B2 JP H0149054 B2 JPH0149054 B2 JP H0149054B2 JP 23136882 A JP23136882 A JP 23136882A JP 23136882 A JP23136882 A JP 23136882A JP H0149054 B2 JPH0149054 B2 JP H0149054B2
- Authority
- JP
- Japan
- Prior art keywords
- output
- clock signal
- level
- state
- gate
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 230000002457 bidirectional effect Effects 0.000 description 14
- 238000010586 diagram Methods 0.000 description 5
- 230000001360 synchronised effect Effects 0.000 description 3
- 238000007796 conventional method Methods 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- 230000003247 decreasing effect Effects 0.000 description 1
- 230000014509 gene expression Effects 0.000 description 1
- 230000010354 integration Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 230000002441 reversible effect Effects 0.000 description 1
- 230000003068 static effect Effects 0.000 description 1
- 230000007704 transition Effects 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K23/00—Pulse counters comprising counting chains; Frequency dividers comprising counting chains
- H03K23/58—Gating or clocking signals not applied to all stages, i.e. asynchronous counters
- H03K23/62—Gating or clocking signals not applied to all stages, i.e. asynchronous counters reversible
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K21/00—Details of pulse counters or frequency dividers
- H03K21/16—Circuits for carrying over pulses between successive decades
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K23/00—Pulse counters comprising counting chains; Frequency dividers comprising counting chains
- H03K23/58—Gating or clocking signals not applied to all stages, i.e. asynchronous counters
Landscapes
- Logic Circuits (AREA)
- Manipulation Of Pulses (AREA)
Priority Applications (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP57231368A JPS59121487A (ja) | 1982-12-27 | 1982-12-27 | アツプダウンカウンタ |
| US06/542,195 US4587665A (en) | 1982-10-15 | 1983-10-14 | Binary counter having buffer and coincidence circuits for the switched bistable stages thereof |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP57231368A JPS59121487A (ja) | 1982-12-27 | 1982-12-27 | アツプダウンカウンタ |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS59121487A JPS59121487A (ja) | 1984-07-13 |
| JPH0149054B2 true JPH0149054B2 (enrdf_load_stackoverflow) | 1989-10-23 |
Family
ID=16922519
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP57231368A Granted JPS59121487A (ja) | 1982-10-15 | 1982-12-27 | アツプダウンカウンタ |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS59121487A (enrdf_load_stackoverflow) |
-
1982
- 1982-12-27 JP JP57231368A patent/JPS59121487A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS59121487A (ja) | 1984-07-13 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US5302866A (en) | Input circuit block and method for PLDs with register clock enable selection | |
| US4611337A (en) | Minimal logic synchronous up/down counter implementations for CMOS | |
| JPH07183771A (ja) | フリップフロップ回路 | |
| WO1993019529A1 (en) | Asynchronous-to-synchronous synchronizers, particularly cmos synchronizers | |
| JPH1117526A (ja) | アップ/ダウン転換カウンター | |
| US4378505A (en) | Emitter function logic latch and counter circuits | |
| US4342927A (en) | CMOS Switching circuit | |
| JPH0149054B2 (enrdf_load_stackoverflow) | ||
| JPS63260218A (ja) | 制御発振器 | |
| JPH0247135B2 (enrdf_load_stackoverflow) | ||
| US5280596A (en) | Write-acknowledge circuit including a write detector and a bistable element for four-phase handshake signalling | |
| JPH02118801A (ja) | 順序選択優先の任意/順序選択回路 | |
| JP2786463B2 (ja) | フリップフロップ回路 | |
| JP2619012B2 (ja) | トランスミッションゲート型フリップフロップ | |
| JPH0352041Y2 (enrdf_load_stackoverflow) | ||
| JPH0234018A (ja) | フリップフロップ回路 | |
| JP2656241B2 (ja) | アツプダウンカウンタ回路 | |
| JP2643470B2 (ja) | 同期カウンタ | |
| US6069513A (en) | Toggle flip-flop network with a reduced integration area | |
| JPH01135224A (ja) | ラッチ回路 | |
| JPH06197012A (ja) | リップルカウンタ回路 | |
| JPS62110323A (ja) | 周波数−ディジタル変換回路 | |
| JP3069329U (ja) | アップ/ダウン転換カウンタ― | |
| JPS5975723A (ja) | プログラマブルカウンタ | |
| JPH05291895A (ja) | クロック選択回路 |