JPH0148576B2 - - Google Patents

Info

Publication number
JPH0148576B2
JPH0148576B2 JP58141159A JP14115983A JPH0148576B2 JP H0148576 B2 JPH0148576 B2 JP H0148576B2 JP 58141159 A JP58141159 A JP 58141159A JP 14115983 A JP14115983 A JP 14115983A JP H0148576 B2 JPH0148576 B2 JP H0148576B2
Authority
JP
Japan
Prior art keywords
byte count
output
transfer
prefetch
register
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP58141159A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6033649A (ja
Inventor
Hajime Oyadomari
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Electric Co Ltd filed Critical Nippon Electric Co Ltd
Priority to JP58141159A priority Critical patent/JPS6033649A/ja
Publication of JPS6033649A publication Critical patent/JPS6033649A/ja
Publication of JPH0148576B2 publication Critical patent/JPH0148576B2/ja
Granted legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/10Program control for peripheral devices
    • G06F13/12Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor
    • G06F13/122Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor where hardware performs an I/O function other than control of data transfer
    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14Handling requests for interconnection or transfer
    • G06F13/20Handling requests for interconnection or transfer for access to input/output bus
    • G06F13/28Handling requests for interconnection or transfer for access to input/output bus using burst mode transfer, e.g. direct memory access DMA, cycle steal

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Communication Control (AREA)
JP58141159A 1983-08-03 1983-08-03 デ−タ転送装置 Granted JPS6033649A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP58141159A JPS6033649A (ja) 1983-08-03 1983-08-03 デ−タ転送装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP58141159A JPS6033649A (ja) 1983-08-03 1983-08-03 デ−タ転送装置

Publications (2)

Publication Number Publication Date
JPS6033649A JPS6033649A (ja) 1985-02-21
JPH0148576B2 true JPH0148576B2 (enrdf_load_stackoverflow) 1989-10-19

Family

ID=15285501

Family Applications (1)

Application Number Title Priority Date Filing Date
JP58141159A Granted JPS6033649A (ja) 1983-08-03 1983-08-03 デ−タ転送装置

Country Status (1)

Country Link
JP (1) JPS6033649A (enrdf_load_stackoverflow)

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS529109B2 (enrdf_load_stackoverflow) * 1971-09-17 1977-03-14
JPS513749A (ja) * 1974-06-28 1976-01-13 Hitachi Ltd Johoshorisochi

Also Published As

Publication number Publication date
JPS6033649A (ja) 1985-02-21

Similar Documents

Publication Publication Date Title
US4998198A (en) Dynamic burst control for data transfers
JPH0148576B2 (enrdf_load_stackoverflow)
JPH02129746A (ja) 入出力チャネル装置
JPH05173933A (ja) ダイレクトメモリアクセス転送方式
JPS63180153A (ja) キヤツシユ記憶のラインバツク制御方式
JPH02310649A (ja) 受信フレーム転送方式および通信制御装置
JPS6259344B2 (enrdf_load_stackoverflow)
JP2533886B2 (ja) デ―タ転送方式
JP3206542B2 (ja) バス接続装置
JPS61250758A (ja) 通信制御装置
JP2752834B2 (ja) データ転送装置
KR830001847B1 (ko) 복수의 마이크로세서를 제어하는 시스템
JPS6158073A (ja) デ−タ転送制御方式
JPH03142549A (ja) データ処理装置
JPS61120258A (ja) デ−タ転送装置
JPS6393057A (ja) キヤツシユ記憶装置
JP2663713B2 (ja) バス接続装置
JPS6115450B2 (enrdf_load_stackoverflow)
JPH04160459A (ja) データ転送装置
JPH01284950A (ja) 入出力チャネル方式
JPS61208127A (ja) マイクロプログラム制御装置
JPS61125667A (ja) チヤネル装置
JPS61131154A (ja) デ−タ転送制御方式
JPH0766356B2 (ja) チャネル装置
JPS6158069A (ja) デ−タ処理装置