JPH0146958B2 - - Google Patents
Info
- Publication number
- JPH0146958B2 JPH0146958B2 JP55110440A JP11044080A JPH0146958B2 JP H0146958 B2 JPH0146958 B2 JP H0146958B2 JP 55110440 A JP55110440 A JP 55110440A JP 11044080 A JP11044080 A JP 11044080A JP H0146958 B2 JPH0146958 B2 JP H0146958B2
- Authority
- JP
- Japan
- Prior art keywords
- refresh
- address buffer
- address
- refresh counter
- clock signal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K21/00—Details of pulse counters or frequency dividers
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
- G11C11/406—Management or control of the refreshing or charge-regeneration cycles
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- Dram (AREA)
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US06/066,149 US4296480A (en) | 1979-08-13 | 1979-08-13 | Refresh counter |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS5674893A JPS5674893A (en) | 1981-06-20 |
| JPH0146958B2 true JPH0146958B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | 1989-10-11 |
Family
ID=22067562
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP11044080A Granted JPS5674893A (en) | 1979-08-13 | 1980-08-13 | Refresh counter |
Country Status (5)
Families Citing this family (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS58155596A (ja) * | 1982-03-10 | 1983-09-16 | Hitachi Ltd | ダイナミツク型ｍｏｓｒａｍ |
| US4691303A (en) * | 1985-10-31 | 1987-09-01 | Sperry Corporation | Refresh system for multi-bank semiconductor memory |
| KR960009960B1 (ko) * | 1994-03-12 | 1996-07-25 | 금성일렉트론 주식회사 | 디램의 리프레쉬 콘트롤회로 |
| JP4282295B2 (ja) * | 2002-09-26 | 2009-06-17 | エルピーダメモリ株式会社 | リフレッシュカウンタ及びメモリ装置 |
Family Cites Families (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US3705392A (en) * | 1971-09-07 | 1972-12-05 | Texas Instruments Inc | Mos dynamic memory |
| US3806898A (en) * | 1973-06-29 | 1974-04-23 | Ibm | Regeneration of dynamic monolithic memories |
| US3858185A (en) * | 1973-07-18 | 1974-12-31 | Intel Corp | An mos dynamic memory array & refreshing system |
| US4006468A (en) * | 1973-08-06 | 1977-02-01 | Honeywell Information Systems, Inc. | Dynamic memory initializing apparatus |
| US4079462A (en) * | 1976-05-07 | 1978-03-14 | Intel Corporation | Refreshing apparatus for MOS dynamic RAMs |
| US4028557A (en) * | 1976-05-21 | 1977-06-07 | Bell Telephone Laboratories, Incorporated | Dynamic sense-refresh detector amplifier |
-
1979
- 1979-08-13 US US06/066,149 patent/US4296480A/en not_active Expired - Lifetime
-
1980
- 1980-08-06 GB GB8025549A patent/GB2056138B/en not_active Expired
- 1980-08-11 DE DE19803030347 patent/DE3030347A1/de not_active Ceased
- 1980-08-13 CA CA000358160A patent/CA1145857A/en not_active Expired
- 1980-08-13 JP JP11044080A patent/JPS5674893A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS5674893A (en) | 1981-06-20 |
| GB2056138A (en) | 1981-03-11 |
| US4296480A (en) | 1981-10-20 |
| GB2056138B (en) | 1984-04-26 |
| CA1145857A (en) | 1983-05-03 |
| DE3030347A1 (de) | 1981-03-26 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US5805873A (en) | Phase linking of output clock with master clock in memory architecture | |
| US5912854A (en) | Data processing system arranged for operating synchronously with a high speed memory | |
| KR950014089B1 (ko) | 동기식 디램의 히든 셀프 리프레쉬 방법 및 장치 | |
| US4947373A (en) | Dynamic ram | |
| JP3220586B2 (ja) | 半導体記憶装置 | |
| JP3754593B2 (ja) | データビットを記憶するメモリーセルを有する集積回路および集積回路において書き込みデータビットをメモリーセルに書き込む方法 | |
| US4754433A (en) | Dynamic ram having multiplexed twin I/O line pairs | |
| JPS63237296A (ja) | 半導体記憶装置 | |
| US4475181A (en) | Semiconductor memory | |
| JP2001118395A (ja) | 半導体記憶装置及びデータの読み出し方法 | |
| US3962686A (en) | Memory circuit | |
| KR850008563A (ko) | 반도체 메모리 장치 | |
| US4959815A (en) | Digital signal processor | |
| JPS62146481A (ja) | 半導体メモリ | |
| JPH0146958B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | ||
| KR100247723B1 (ko) | 디램 어레이 | |
| US5467303A (en) | Semiconductor memory device having register groups for writing and reading data | |
| JPS5532270A (en) | Read control circuit for memory unit | |
| JPH10177790A (ja) | メモリ素子のプリフェッチ方法及びこれを適用したメモリ構造 | |
| JPH0427636B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | ||
| US20060020739A1 (en) | Burst counter controller and method in a memory device operable in a 2-bit prefetch mode | |
| US5946269A (en) | Synchronous RAM controlling device and method | |
| JPS62195780A (ja) | 半導体記憶装置 | |
| JPH06119793A (ja) | 読み出し専用記憶装置 | |
| JPH06103779A (ja) | 半導体集積回路 |