JPH0146948B2 - - Google Patents
Info
- Publication number
- JPH0146948B2 JPH0146948B2 JP55085366A JP8536680A JPH0146948B2 JP H0146948 B2 JPH0146948 B2 JP H0146948B2 JP 55085366 A JP55085366 A JP 55085366A JP 8536680 A JP8536680 A JP 8536680A JP H0146948 B2 JPH0146948 B2 JP H0146948B2
- Authority
- JP
- Japan
- Prior art keywords
- circuit
- signal
- address
- clock signal
- inverter circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 230000000295 complement effect Effects 0.000 claims description 18
- 230000007274 generation of a signal involved in cell-cell signaling Effects 0.000 claims description 8
- 230000003111 delayed effect Effects 0.000 description 4
- 230000006870 function Effects 0.000 description 2
- 230000001934 delay Effects 0.000 description 1
- 230000007257 malfunction Effects 0.000 description 1
- 230000003068 static effect Effects 0.000 description 1
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C8/00—Arrangements for selecting an address in a digital store
- G11C8/06—Address interface arrangements, e.g. address buffers
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Static Random-Access Memory (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP8536680A JPS5712479A (en) | 1980-06-24 | 1980-06-24 | Address inverting circuit |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP8536680A JPS5712479A (en) | 1980-06-24 | 1980-06-24 | Address inverting circuit |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS5712479A JPS5712479A (en) | 1982-01-22 |
| JPH0146948B2 true JPH0146948B2 (enrdf_load_stackoverflow) | 1989-10-11 |
Family
ID=13856711
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP8536680A Granted JPS5712479A (en) | 1980-06-24 | 1980-06-24 | Address inverting circuit |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS5712479A (enrdf_load_stackoverflow) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS61119794U (enrdf_load_stackoverflow) * | 1985-01-16 | 1986-07-28 |
-
1980
- 1980-06-24 JP JP8536680A patent/JPS5712479A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS5712479A (en) | 1982-01-22 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4691122A (en) | CMOS D-type flip-flop circuits | |
| US5400295A (en) | Semiconductor integrated circuit device and semiconductor memory device | |
| US6720813B1 (en) | Dual edge-triggered flip-flop design with asynchronous programmable reset | |
| JPS5921122A (ja) | セツト/リセツト・マスタ・スレ−ブ・フリツプフロツプ回路 | |
| JPS61283092A (ja) | リセツトあるいはセツト付記憶回路を有した半導体集積回路 | |
| KR910003593B1 (ko) | 고집적도 메모리용 모드 선택회로 | |
| JP3157681B2 (ja) | 論理データ入力ラッチ回路 | |
| EP0147103B1 (en) | Mos implementation of shift register latch | |
| KR100324811B1 (ko) | 퓨즈 래치 회로 | |
| KR19980058197A (ko) | 제어신호를 이용한 출력패드 회로 | |
| JPH0146948B2 (enrdf_load_stackoverflow) | ||
| JPS60116224A (ja) | 半導体集積回路装置 | |
| EP0471390A2 (en) | A frequency divider circuit | |
| JP3630847B2 (ja) | ラッチ回路 | |
| JP2541244B2 (ja) | クロック発生回路 | |
| JPH04307809A (ja) | Rsフリップフロップ | |
| JP2936474B2 (ja) | 半導体集積回路装置 | |
| EP0203491A2 (en) | Bistable circuit | |
| JPS60116223A (ja) | ドライステ−トゲ−トの保護回路 | |
| JP3147955B2 (ja) | 半導体装置 | |
| JPH0795018A (ja) | パルス幅延長回路 | |
| JPH04130816A (ja) | フリップフロップ回路 | |
| KR100223668B1 (ko) | 반도체 메모리 장치 | |
| JPH0417197A (ja) | 半導体メモリ装置 | |
| JP2737728B2 (ja) | 出力回路 |