JPH0142017B2 - - Google Patents
Info
- Publication number
- JPH0142017B2 JPH0142017B2 JP21679284A JP21679284A JPH0142017B2 JP H0142017 B2 JPH0142017 B2 JP H0142017B2 JP 21679284 A JP21679284 A JP 21679284A JP 21679284 A JP21679284 A JP 21679284A JP H0142017 B2 JPH0142017 B2 JP H0142017B2
- Authority
- JP
- Japan
- Prior art keywords
- processor
- bus
- signal
- control unit
- contention
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 230000004913 activation Effects 0.000 claims description 27
- 230000004044 response Effects 0.000 claims description 10
- 238000000034 method Methods 0.000 claims description 4
- 102100036596 Glutamyl-tRNA(Gln) amidotransferase subunit B, mitochondrial Human genes 0.000 description 13
- 101001073064 Homo sapiens Glutamyl-tRNA(Gln) amidotransferase subunit B, mitochondrial Proteins 0.000 description 13
- 238000010586 diagram Methods 0.000 description 9
- 230000000694 effects Effects 0.000 description 3
- 238000012790 confirmation Methods 0.000 description 1
- 230000001360 synchronised effect Effects 0.000 description 1
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/36—Handling requests for interconnection or transfer for access to common bus or bus system
- G06F13/362—Handling requests for interconnection or transfer for access to common bus or bus system with centralised access control
- G06F13/364—Handling requests for interconnection or transfer for access to common bus or bus system with centralised access control using independent requests or grants, e.g. using separated request and grant lines
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Multi Processors (AREA)
- Bus Control (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP21679284A JPS6195469A (ja) | 1984-10-16 | 1984-10-16 | マルチプロセツサの競合制御方式 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP21679284A JPS6195469A (ja) | 1984-10-16 | 1984-10-16 | マルチプロセツサの競合制御方式 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS6195469A JPS6195469A (ja) | 1986-05-14 |
JPH0142017B2 true JPH0142017B2 (ko) | 1989-09-08 |
Family
ID=16693944
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP21679284A Granted JPS6195469A (ja) | 1984-10-16 | 1984-10-16 | マルチプロセツサの競合制御方式 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS6195469A (ko) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH02170256A (ja) * | 1988-12-23 | 1990-07-02 | Ricoh Co Ltd | バス制御方法および装置 |
DE102004024849B4 (de) * | 2003-05-23 | 2008-11-27 | Samsung Electronics Co., Ltd. | Arbitrierungseinheit, zugehöriges Bussystem und Arbitrierungsverfahren |
-
1984
- 1984-10-16 JP JP21679284A patent/JPS6195469A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS6195469A (ja) | 1986-05-14 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4602327A (en) | Bus master capable of relinquishing bus on request and retrying bus cycle | |
US6026464A (en) | Memory control system and method utilizing distributed memory controllers for multibank memory | |
EP0692764A1 (en) | Memory throttle for PCI master | |
US6219747B1 (en) | Methods and apparatus for variable length SDRAM transfers | |
JPS6134182B2 (ko) | ||
KR101022473B1 (ko) | 다층 버스 시스템에서의 메모리 뱅크 인터리빙 방법 및장치 | |
JPS6234252A (ja) | マイクロプロセツサとメモリとの間のデ−タ転送方法及び該方法を実施するための装置 | |
US6775718B2 (en) | DMA control system enabling flyby transfer to synchronous memory | |
JPH0793274A (ja) | データ転送方式及びデータ転送装置 | |
JPH0142017B2 (ko) | ||
JPH051504B2 (ko) | ||
JP2624388B2 (ja) | Dma装置 | |
JPH0343804A (ja) | シーケンス制御装置 | |
US5799160A (en) | Circuit and method for controlling bus arbitration | |
JPH05282246A (ja) | マイクロコンピュータ | |
JPH09198298A (ja) | メモリ制御装置 | |
JPH06325570A (ja) | ダイナミックメモリリフレッシュ回路 | |
JPS62259295A (ja) | リフレツシユ制御方式 | |
JPH09259074A (ja) | メモリーアクセス回路 | |
JPH0594407A (ja) | バス制御方式 | |
JPH0668020A (ja) | メモリ制御装置 | |
JPS6337418B2 (ko) | ||
JPS61275954A (ja) | データ処理装置 | |
JPS6155776A (ja) | マルチプロセツサ制御方式 | |
JPH06119275A (ja) | リカバリータイム自動挿入回路 |