JPH0129064B2 - - Google Patents
Info
- Publication number
- JPH0129064B2 JPH0129064B2 JP59080049A JP8004984A JPH0129064B2 JP H0129064 B2 JPH0129064 B2 JP H0129064B2 JP 59080049 A JP59080049 A JP 59080049A JP 8004984 A JP8004984 A JP 8004984A JP H0129064 B2 JPH0129064 B2 JP H0129064B2
- Authority
- JP
- Japan
- Prior art keywords
- layer
- plating
- solder
- diffusion barrier
- plating layer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/11—Manufacturing methods
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/11—Manufacturing methods
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01013—Aluminum [Al]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01029—Copper [Cu]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01078—Platinum [Pt]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01082—Lead [Pb]
Landscapes
- Engineering & Computer Science (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Wire Bonding (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP59080049A JPS60224248A (ja) | 1984-04-23 | 1984-04-23 | 半導体装置の製造方法 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP59080049A JPS60224248A (ja) | 1984-04-23 | 1984-04-23 | 半導体装置の製造方法 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS60224248A JPS60224248A (ja) | 1985-11-08 |
| JPH0129064B2 true JPH0129064B2 (OSRAM) | 1989-06-07 |
Family
ID=13707382
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP59080049A Granted JPS60224248A (ja) | 1984-04-23 | 1984-04-23 | 半導体装置の製造方法 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS60224248A (OSRAM) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP3582014B2 (ja) * | 1995-07-12 | 2004-10-27 | 株式会社ルネサステクノロジ | 半導体ペレットの実装方法 |
Family Cites Families (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5029622B2 (OSRAM) * | 1971-10-15 | 1975-09-25 | ||
| JPS5826175B2 (ja) * | 1975-04-08 | 1983-06-01 | セイコーエプソン株式会社 | 半導体装置の製造方法 |
| JPS5524414A (en) * | 1978-08-09 | 1980-02-21 | Hitachi Ltd | Electrode forming process |
-
1984
- 1984-04-23 JP JP59080049A patent/JPS60224248A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS60224248A (ja) | 1985-11-08 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US5492235A (en) | Process for single mask C4 solder bump fabrication | |
| US4087314A (en) | Bonding pedestals for semiconductor devices | |
| US4182781A (en) | Low cost method for forming elevated metal bumps on integrated circuit bodies employing an aluminum/palladium metallization base for electroless plating | |
| US3952404A (en) | Beam lead formation method | |
| US6222279B1 (en) | Solder bump fabrication methods and structures including a titanium barrier layer | |
| US5208186A (en) | Process for reflow bonding of bumps in IC devices | |
| EP0382080A2 (en) | Bump structure for reflow bonding of IC devices | |
| JPS62145758A (ja) | パラジウムを用いる銅製ボンデイングパツドの酸化防止法 | |
| JPS5846631A (ja) | 半導体装置及びその製造方法 | |
| JPH058570B2 (OSRAM) | ||
| JPS63122248A (ja) | 半導体装置の製造方法 | |
| JPH0129064B2 (OSRAM) | ||
| JPS6112047A (ja) | 半導体装置の製造方法 | |
| JPH0697663B2 (ja) | 半導体素子の製造方法 | |
| JPH0137876B2 (OSRAM) | ||
| JPH02224336A (ja) | 半導体装置の製造方法 | |
| JPH0590271A (ja) | バンプ電極形成方法 | |
| JP2976955B2 (ja) | 半導体装置の製造方法 | |
| JPS628943B2 (OSRAM) | ||
| CN1103119C (zh) | 用于单掩膜c4焊料凸点制造的方法 | |
| JP2000511001A (ja) | カプセル化されないマイクロ回路用のはんだ合金又は錫接触バンプ構造と同時にそれを製造するための手順 | |
| JPH04217323A (ja) | 半導体装置用バンプ電極の製造方法 | |
| JP3308882B2 (ja) | 半導体装置の電極構造の製造方法 | |
| JPS5828858A (ja) | 半導体装置の製造方法 | |
| JPH0845938A (ja) | 半導体装置及びその製造方法 |