JPH0128501B2 - - Google Patents
Info
- Publication number
- JPH0128501B2 JPH0128501B2 JP56138177A JP13817781A JPH0128501B2 JP H0128501 B2 JPH0128501 B2 JP H0128501B2 JP 56138177 A JP56138177 A JP 56138177A JP 13817781 A JP13817781 A JP 13817781A JP H0128501 B2 JPH0128501 B2 JP H0128501B2
- Authority
- JP
- Japan
- Prior art keywords
- substrate
- pad portion
- insulating film
- semiconductor device
- pad
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L24/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/0212—Auxiliary members for bonding areas, e.g. spacers
- H01L2224/02122—Auxiliary members for bonding areas, e.g. spacers being formed on the semiconductor or solid-state body
- H01L2224/02163—Auxiliary members for bonding areas, e.g. spacers being formed on the semiconductor or solid-state body on the bonding area
- H01L2224/02165—Reinforcing structures
- H01L2224/02166—Collar structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/45099—Material
- H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/45144—Gold (Au) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01015—Phosphorus [P]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01079—Gold [Au]
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Wire Bonding (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP56138177A JPS5839024A (ja) | 1981-09-02 | 1981-09-02 | 半導体装置 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP56138177A JPS5839024A (ja) | 1981-09-02 | 1981-09-02 | 半導体装置 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5839024A JPS5839024A (ja) | 1983-03-07 |
JPH0128501B2 true JPH0128501B2 (enrdf_load_stackoverflow) | 1989-06-02 |
Family
ID=15215841
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP56138177A Granted JPS5839024A (ja) | 1981-09-02 | 1981-09-02 | 半導体装置 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5839024A (enrdf_load_stackoverflow) |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5177058U (enrdf_load_stackoverflow) * | 1974-12-11 | 1976-06-17 |
-
1981
- 1981-09-02 JP JP56138177A patent/JPS5839024A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS5839024A (ja) | 1983-03-07 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5288661A (en) | Semiconductor device having bonding pad comprising buffer layer | |
US20050104202A1 (en) | Semiconductor device | |
US6812581B2 (en) | Chip size package with stress relieving internal terminal | |
JPH0128501B2 (enrdf_load_stackoverflow) | ||
JPH0553303B2 (enrdf_load_stackoverflow) | ||
US6404060B1 (en) | Semiconductor device having a chip-on-chip structure | |
JPH07335818A (ja) | 半導体装置 | |
JP3372169B2 (ja) | 半導体パッケージ | |
JP2826432B2 (ja) | 半導体装置 | |
JP2704085B2 (ja) | 半導体装置 | |
JPS6119163A (ja) | 半導体集積回路 | |
JP2940523B2 (ja) | 半導体装置及びその実装方法 | |
JPH05152508A (ja) | 半導体装置 | |
JP2651132B2 (ja) | 半導体装置 | |
JPS63111651A (ja) | 半導体装置 | |
JPS62166557A (ja) | 半導体静電破壊保護装置 | |
JPS63283138A (ja) | 半導体装置 | |
JPH027447A (ja) | 樹脂封止型半導体装置 | |
JPH0621322A (ja) | 半導体記憶装置 | |
JPH04113639A (ja) | 半導体装置 | |
JPH11204733A (ja) | 半導体装置 | |
JPS618963A (ja) | 半導体装置 | |
JPH06232329A (ja) | 半導体記憶装置 | |
JPS6065578A (ja) | シヨツトキ−バリヤダイオ−ド | |
JPS63175447A (ja) | 半導体装置 |