JPH0127457B2 - - Google Patents

Info

Publication number
JPH0127457B2
JPH0127457B2 JP10903584A JP10903584A JPH0127457B2 JP H0127457 B2 JPH0127457 B2 JP H0127457B2 JP 10903584 A JP10903584 A JP 10903584A JP 10903584 A JP10903584 A JP 10903584A JP H0127457 B2 JPH0127457 B2 JP H0127457B2
Authority
JP
Japan
Prior art keywords
processor
bus
input
output
register
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP10903584A
Other languages
English (en)
Japanese (ja)
Other versions
JPS60252977A (ja
Inventor
Takenosuke Harada
Hiroshi Maruoka
Hisashi Tanido
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
PFU Ltd
Original Assignee
PFU Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by PFU Ltd filed Critical PFU Ltd
Priority to JP10903584A priority Critical patent/JPS60252977A/ja
Publication of JPS60252977A publication Critical patent/JPS60252977A/ja
Publication of JPH0127457B2 publication Critical patent/JPH0127457B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
    • G06F15/177—Initialisation or configuration control

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Theoretical Computer Science (AREA)
  • Software Systems (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Multi Processors (AREA)
  • Bus Control (AREA)
JP10903584A 1984-05-29 1984-05-29 情報処理装置 Granted JPS60252977A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP10903584A JPS60252977A (ja) 1984-05-29 1984-05-29 情報処理装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP10903584A JPS60252977A (ja) 1984-05-29 1984-05-29 情報処理装置

Publications (2)

Publication Number Publication Date
JPS60252977A JPS60252977A (ja) 1985-12-13
JPH0127457B2 true JPH0127457B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) 1989-05-29

Family

ID=14499954

Family Applications (1)

Application Number Title Priority Date Filing Date
JP10903584A Granted JPS60252977A (ja) 1984-05-29 1984-05-29 情報処理装置

Country Status (1)

Country Link
JP (1) JPS60252977A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5155809A (en) * 1989-05-17 1992-10-13 International Business Machines Corp. Uncoupling a central processing unit from its associated hardware for interaction with data handling apparatus alien to the operating system controlling said unit and hardware
JP5437556B2 (ja) 2006-07-12 2014-03-12 日本電気株式会社 情報処理装置およびプロセッサ機能変更方法

Also Published As

Publication number Publication date
JPS60252977A (ja) 1985-12-13

Similar Documents

Publication Publication Date Title
US4602327A (en) Bus master capable of relinquishing bus on request and retrying bus cycle
US4737932A (en) Processor
JPH0467224B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JP2003006143A (ja) バス共有化システムと装置及び方法
US5968159A (en) Interrupt system with fast response time
JPH04363746A (ja) Ｄｍａ機能を有するマイクロコンピュータシステム
JPH0127457B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JP2004516547A (ja) 中断制御装置
JPH0855097A (ja) データ処理システム及びそのメモリアクセス方法
JP2003281080A (ja) データ転送制御装置
JPH0714382A (ja) マイクロコンピュータ
JP2001056793A (ja) 情報処理装置
JPS6146552A (ja) 情報処理装置
JPH05151143A (ja) Ｄｍａコントローラ内蔵コンピユータの割り込み処理方式
JPH08249269A (ja) Ｄｍａ転送制御方法及びｄｍａ転送制御装置
JP3914404B2 (ja) 省電力インターフェース装置及び省電力方法
JPH05151147A (ja) コンピユータシステム
JP2000315187A (ja) メモリ制御装置とメモリ制御方法とその記録媒体
JPH1139266A (ja) マルチプロセッサ装置
JP2001256205A (ja) マルチプロセッサ装置
JP3362673B2 (ja) チャネルコントロール装置
JP2001117862A (ja) マイクロコンピュータ
JPH0424733B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JPH05233525A (ja) Ｉ／ｏ処理装置
JPS63231668A (ja) 割込みキユ−制御方式