JPH0126106B2 - - Google Patents
Info
- Publication number
- JPH0126106B2 JPH0126106B2 JP27276484A JP27276484A JPH0126106B2 JP H0126106 B2 JPH0126106 B2 JP H0126106B2 JP 27276484 A JP27276484 A JP 27276484A JP 27276484 A JP27276484 A JP 27276484A JP H0126106 B2 JPH0126106 B2 JP H0126106B2
- Authority
- JP
- Japan
- Prior art keywords
- interrupt
- time
- level
- permission
- central processing
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
- G06F13/24—Handling requests for interconnection or transfer for access to input/output bus using interrupt
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Bus Control (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP27276484A JPS61151766A (ja) | 1984-12-26 | 1984-12-26 | 割込制御方式 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP27276484A JPS61151766A (ja) | 1984-12-26 | 1984-12-26 | 割込制御方式 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS61151766A JPS61151766A (ja) | 1986-07-10 |
| JPH0126106B2 true JPH0126106B2 (enrdf_load_stackoverflow) | 1989-05-22 |
Family
ID=17518414
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP27276484A Granted JPS61151766A (ja) | 1984-12-26 | 1984-12-26 | 割込制御方式 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS61151766A (enrdf_load_stackoverflow) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2638736B2 (ja) * | 1993-09-08 | 1997-08-06 | シーケーディ株式会社 | 配線配管ユニット |
-
1984
- 1984-12-26 JP JP27276484A patent/JPS61151766A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS61151766A (ja) | 1986-07-10 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4420806A (en) | Interrupt coupling and monitoring system | |
| US4149238A (en) | Computer interface | |
| AU615688B2 (en) | State machine checker | |
| EP0301501A3 (en) | Fault tolerant digital data processor with improved bus protocol | |
| AU6126094A (en) | Method and apparatus for data transfer and storage in a highly parallel computer network environment | |
| JPH0126106B2 (enrdf_load_stackoverflow) | ||
| JPS6052458B2 (ja) | 二重化した計算機制御システム | |
| EP0344999A3 (en) | Data transmission system | |
| US5398233A (en) | Method of resetting coupled modules and system using the method | |
| JPS61117650A (ja) | バス制御方式 | |
| JP2667285B2 (ja) | 割込制御装置 | |
| JP2870837B2 (ja) | 中央演算処理装置の調停回路 | |
| JPS6143747B2 (enrdf_load_stackoverflow) | ||
| JPH0281151A (ja) | シリアルデータ転送システム | |
| JPS6459446A (en) | Information processing system | |
| JPS63149748A (ja) | 記憶装置 | |
| JPS61184645A (ja) | 割込制御方式 | |
| JPS63232654A (ja) | 回線の制御装置 | |
| JPS55134426A (en) | Input/output control system | |
| JPS61213958A (ja) | Cpu間デ−タ伝送方式 | |
| JPS62156751A (ja) | インタ−フエ−ス回路 | |
| JPH0227405A (ja) | プログラマブルコントローラ | |
| JPH03125540A (ja) | 中小容量データの転送方式 | |
| JPS59223871A (ja) | デ−タ転送方式 | |
| JPH04102955A (ja) | 割込み制御装置 |