JPH01255945A - 仮想計算機におけるアドレス変換装置 - Google Patents

仮想計算機におけるアドレス変換装置

Info

Publication number
JPH01255945A
JPH01255945A JP63082921A JP8292188A JPH01255945A JP H01255945 A JPH01255945 A JP H01255945A JP 63082921 A JP63082921 A JP 63082921A JP 8292188 A JP8292188 A JP 8292188A JP H01255945 A JPH01255945 A JP H01255945A
Authority
JP
Japan
Prior art keywords
address
guest
virtual machine
identifier
space
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP63082921A
Other languages
English (en)
Japanese (ja)
Inventor
Makoto Yamagata
良 山縣
Hideo Sawamoto
英雄 澤本
Hidenori Umeno
梅野　英典
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP63082921A priority Critical patent/JPH01255945A/ja
Priority to US07/331,756 priority patent/US5129071A/en
Priority to DE3911182A priority patent/DE3911182A1/de
Publication of JPH01255945A publication Critical patent/JPH01255945A/ja
Pending legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/10—Address translation
    • G06F12/1027—Address translation using associative or pseudo-associative address translation means, e.g. translation look-aside buffer [TLB]
    • G06F12/1036—Address translation using associative or pseudo-associative address translation means, e.g. translation look-aside buffer [TLB] for multiple virtual address spaces, e.g. segmentation

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
JP63082921A 1988-04-06 1988-04-06 仮想計算機におけるアドレス変換装置 Pending JPH01255945A (ja)

Priority Applications (3)

Application Number Priority Date Filing Date Title
JP63082921A JPH01255945A (ja) 1988-04-06 1988-04-06 仮想計算機におけるアドレス変換装置
US07/331,756 US5129071A (en) 1988-04-06 1989-04-03 Address translation apparatus in virtual machine system using a space identifier field for discriminating datoff (dynamic address translation off) virtual machines
DE3911182A DE3911182A1 (de) 1988-04-06 1989-04-06 Adressenumsetzungsapparat in einem virtuellen maschinensystem

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP63082921A JPH01255945A (ja) 1988-04-06 1988-04-06 仮想計算機におけるアドレス変換装置

Publications (1)

Publication Number Publication Date
JPH01255945A true JPH01255945A (ja) 1989-10-12

Family

ID=13787709

Family Applications (1)

Application Number Title Priority Date Filing Date
JP63082921A Pending JPH01255945A (ja) 1988-04-06 1988-04-06 仮想計算機におけるアドレス変換装置

Country Status (3)

Country Link
US (1) US5129071A (enExample)
JP (1) JPH01255945A (enExample)
DE (1) DE3911182A1 (enExample)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2013522775A (ja) * 2010-03-16 2013-06-13 アドバンスト・マイクロ・ディバイシズ・インコーポレイテッド 仮想化処理システムにおけるアドレスマッピング
JP2022511405A (ja) * 2018-11-02 2022-01-31 アーム・リミテッド 持続性メモリクリーニング

Families Citing this family (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2825550B2 (ja) * 1989-09-21 1998-11-18 株式会社日立製作所 多重仮想空間アドレス制御方法および計算機システム
JPH0496828A (ja) * 1990-08-15 1992-03-30 Hitachi Ltd 多重絶対アドレス空間構成方法および装置
US5317754A (en) * 1990-10-23 1994-05-31 International Business Machines Corporation Method and apparatus for enabling an interpretive execution subset
US5317705A (en) * 1990-10-24 1994-05-31 International Business Machines Corporation Apparatus and method for TLB purge reduction in a multi-level machine system
US5319760A (en) * 1991-06-28 1994-06-07 Digital Equipment Corporation Translation buffer for virtual machines with address space match
JPH0512126A (ja) * 1991-07-05 1993-01-22 Hitachi Ltd 仮想計算機のアドレス変換装置及びアドレス変換方法
JPH0540696A (ja) * 1991-08-02 1993-02-19 Canon Inc 仮想記憶アドレス制御の方法及びその情報処理装置
JPH0695898A (ja) * 1992-09-16 1994-04-08 Hitachi Ltd 仮想計算機の制御方法および仮想計算機システム
US5479631A (en) * 1992-11-19 1995-12-26 International Business Machines Corporation System for designating real main storage addresses in instructions while dynamic address translation is on
US5680598A (en) * 1995-03-31 1997-10-21 International Business Machines Corporation Millicode extended memory addressing using operand access control register to control extended address concatenation
US6289432B1 (en) 1998-03-25 2001-09-11 International Business Machines Corporation Sharing segments of storage by enabling the sharing of page tables
US6385712B1 (en) * 1999-10-25 2002-05-07 Ati International Srl Method and apparatus for segregation of virtual address space
US6560687B1 (en) * 2000-10-02 2003-05-06 International Business Machines Corporation Method of implementing a translation lookaside buffer with support for a real space control
US7069413B1 (en) 2003-01-29 2006-06-27 Vmware, Inc. Method and system for performing virtual to physical address translations in a virtual machine monitor
US6973557B2 (en) * 2003-02-04 2005-12-06 Sun Microsystems, Inc. Apparatus and method for dual access to a banked and pipelined data cache memory unit
US8347063B2 (en) * 2005-08-19 2013-01-01 Intel Corporation Method and system for device address translation for virtualization
TWI497296B (zh) * 2013-12-04 2015-08-21 Univ Nat Taiwan 記憶體配置與分頁位址轉換系統及方法

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS56163570A (en) * 1980-05-16 1981-12-16 Fujitsu Ltd Multiple imaginary storage control system for multiple virtual computer system
JPS5724082A (en) * 1980-07-15 1982-02-08 Fujitsu Ltd Computer system
JPS62222342A (ja) * 1986-03-25 1987-09-30 Hitachi Ltd 仮想計算機システム

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS52149444A (en) * 1976-06-08 1977-12-12 Fujitsu Ltd Multiplex virtual space processing data processing system
JPS5723347A (en) * 1980-07-15 1982-02-06 Matsushita Electric Ind Co Ltd Communication system
US4456954A (en) * 1981-06-15 1984-06-26 International Business Machines Corporation Virtual machine system with guest architecture emulation using hardware TLB's for plural level address translations
NL8103173A (nl) * 1981-07-02 1983-02-01 Stamicarbon Werkwijze voor de bereiding van een 5-alkyl-butyrolacton.
JPS61206057A (ja) * 1985-03-11 1986-09-12 Hitachi Ltd アドレス変換装置
JPH0685156B2 (ja) * 1985-05-24 1994-10-26 株式会社日立製作所 アドレス変換装置
JPH0658650B2 (ja) * 1986-03-14 1994-08-03 株式会社日立製作所 仮想計算機システム
JPS63231550A (ja) * 1987-03-19 1988-09-27 Hitachi Ltd 多重仮想空間制御方式
JPH0657449A (ja) * 1992-08-11 1994-03-01 Sumitomo Metal Ind Ltd 耐食性と溶接性に優れた自動車用高強度めっき鋼板

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS56163570A (en) * 1980-05-16 1981-12-16 Fujitsu Ltd Multiple imaginary storage control system for multiple virtual computer system
JPS5724082A (en) * 1980-07-15 1982-02-08 Fujitsu Ltd Computer system
JPS62222342A (ja) * 1986-03-25 1987-09-30 Hitachi Ltd 仮想計算機システム

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2013522775A (ja) * 2010-03-16 2013-06-13 アドバンスト・マイクロ・ディバイシズ・インコーポレイテッド 仮想化処理システムにおけるアドレスマッピング
JP2022511405A (ja) * 2018-11-02 2022-01-31 アーム・リミテッド 持続性メモリクリーニング

Also Published As

Publication number Publication date
DE3911182A1 (de) 1989-10-19
US5129071A (en) 1992-07-07
DE3911182C2 (enExample) 1990-08-30

Similar Documents

Publication Publication Date Title
JPH01255945A (ja) 仮想計算機におけるアドレス変換装置
US4985828A (en) Method and apparatus for generating a real address multiple virtual address spaces of a storage
CA1038500A (en) Scan and read control apparatus for a disk storage drive in a computer system
US4733350A (en) Improved purge arrangement for an address translation control system
US4604688A (en) Address translation buffer control system
EP0610618B1 (en) Method and apparatus for address translation
US8862834B2 (en) Shared memory translation facility
US5317710A (en) Invalidation of entries in a translation table by providing the machine a unique identification thereby disallowing a match and rendering the entries invalid
US5437016A (en) Apparatus and method for translating logical addresses for virtual machines
EP0146623B1 (en) Memory management system
US4089027A (en) Arrangement for retrieving information recorded on a semi-random access record carrier
JPS5953634B2 (ja) 計算機システム
JPH0784884A (ja) 仮想計算機システム
JPH0612529B2 (ja) アドレス変換装置試験方式
JPS5925303B2 (ja) 多重仮想計算機システムにおける多重仮想記憶制御方式
JPH0481951A (ja) 仮想計算機システムのアドレス変換機構
JPS5856280A (ja) 多重仮想記憶制御方式
JP2000332795A (ja) 利用可能な数よりも多い数のインデックスの中から選択されたアドレスにインデックスを対応付ける装置
JP2969776B2 (ja) データ識別方式
JPH03185539A (ja) データ処理装置
JPS58224490A (ja) 多重仮想記憶制御方式
JPH0235337B2 (enExample)
JPS58196680A (ja) 仮想マシンシステムにおけるアドレス変換方式
JPH04239917A (ja) 分岐ヒストリテーブルを有する情報処理装置
JPS6048789B2 (ja) プレフイクス変換制御方式