JPH0122655B2 - - Google Patents
Info
- Publication number
- JPH0122655B2 JPH0122655B2 JP22468983A JP22468983A JPH0122655B2 JP H0122655 B2 JPH0122655 B2 JP H0122655B2 JP 22468983 A JP22468983 A JP 22468983A JP 22468983 A JP22468983 A JP 22468983A JP H0122655 B2 JPH0122655 B2 JP H0122655B2
- Authority
- JP
- Japan
- Prior art keywords
- address
- storage device
- data
- register
- transfer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
- G06F13/4204—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus
- G06F13/4234—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a memory bus
- G06F13/4239—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a memory bus with asynchronous protocol
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
- G06F13/28—Handling requests for interconnection or transfer for access to input/output bus using burst mode transfer, e.g. direct memory access DMA, cycle steal
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
- G06F13/4204—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus
- G06F13/4221—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being an input/output bus, e.g. ISA bus, EISA bus, PCI bus, SCSI bus
- G06F13/4226—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being an input/output bus, e.g. ISA bus, EISA bus, PCI bus, SCSI bus with asynchronous protocol
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Information Transfer Systems (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP22468983A JPS60116056A (ja) | 1983-11-29 | 1983-11-29 | デ−タ転送方式 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP22468983A JPS60116056A (ja) | 1983-11-29 | 1983-11-29 | デ−タ転送方式 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS60116056A JPS60116056A (ja) | 1985-06-22 |
JPH0122655B2 true JPH0122655B2 (enrdf_load_stackoverflow) | 1989-04-27 |
Family
ID=16817687
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP22468983A Granted JPS60116056A (ja) | 1983-11-29 | 1983-11-29 | デ−タ転送方式 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS60116056A (enrdf_load_stackoverflow) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP3242100B2 (ja) * | 1989-08-04 | 2001-12-25 | 富士通株式会社 | 転送データ群中の最終データ判定装置 |
-
1983
- 1983-11-29 JP JP22468983A patent/JPS60116056A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS60116056A (ja) | 1985-06-22 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6728797B2 (en) | DMA controller | |
JPH0122655B2 (enrdf_load_stackoverflow) | ||
JPH01125644A (ja) | データ転送装置 | |
JPS6040064B2 (ja) | デ−タ転送制御方式 | |
JPS60201453A (ja) | 記憶装置アクセス制御方式 | |
JP2689523B2 (ja) | Dma転送装置 | |
JPH0222748A (ja) | 不揮発生メモリ制御回路 | |
JPS62276655A (ja) | Dma転送方式 | |
JPS5977535A (ja) | デ−タバツフア制御方式 | |
JPH04333950A (ja) | 情報処理システム | |
JPS608932A (ja) | バツフア記憶装置のデ−タ記憶方法 | |
JPS61214047A (ja) | メモリデ−タ転送回路 | |
JPH0380470A (ja) | 記憶制御装置 | |
JPS61107593A (ja) | 磁気バブルメモリ装置 | |
JPS61193230A (ja) | 磁気デイスク制御装置 | |
JPS6039265A (ja) | デ−タ転送方式 | |
JPH04323756A (ja) | 並び替え機能付きデータ転送装置 | |
JPH05134970A (ja) | データ転送制御装置 | |
JPS61125667A (ja) | チヤネル装置 | |
JPS61157941A (ja) | 転送アドレス制御装置 | |
JPS6095671A (ja) | 共通バス・バツフア制御方式 | |
JPS58115677A (ja) | 同一メモリ内でのdmaデ−タ転送方式 | |
JPH0565895B2 (enrdf_load_stackoverflow) | ||
JPH0471226B2 (enrdf_load_stackoverflow) | ||
JPS5990130A (ja) | デ−タバツフア制御方式 |