JPH0118520B2 - - Google Patents

Info

Publication number
JPH0118520B2
JPH0118520B2 JP58114744A JP11474483A JPH0118520B2 JP H0118520 B2 JPH0118520 B2 JP H0118520B2 JP 58114744 A JP58114744 A JP 58114744A JP 11474483 A JP11474483 A JP 11474483A JP H0118520 B2 JPH0118520 B2 JP H0118520B2
Authority
JP
Japan
Prior art keywords
circuit
signal
memory
timing
output
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP58114744A
Other languages
English (en)
Japanese (ja)
Other versions
JPS607677A (ja
Inventor
Takeshi Miura
Kenji Morosawa
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP58114744A priority Critical patent/JPS607677A/ja
Publication of JPS607677A publication Critical patent/JPS607677A/ja
Publication of JPH0118520B2 publication Critical patent/JPH0118520B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store

Landscapes

  • Memory System (AREA)
JP58114744A 1983-06-25 1983-06-25 メモリアクセスタイミング回路 Granted JPS607677A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP58114744A JPS607677A (ja) 1983-06-25 1983-06-25 メモリアクセスタイミング回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP58114744A JPS607677A (ja) 1983-06-25 1983-06-25 メモリアクセスタイミング回路

Publications (2)

Publication Number Publication Date
JPS607677A JPS607677A (ja) 1985-01-16
JPH0118520B2 true JPH0118520B2 (enrdf_load_stackoverflow) 1989-04-06

Family

ID=14645572

Family Applications (1)

Application Number Title Priority Date Filing Date
JP58114744A Granted JPS607677A (ja) 1983-06-25 1983-06-25 メモリアクセスタイミング回路

Country Status (1)

Country Link
JP (1) JPS607677A (enrdf_load_stackoverflow)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0426221Y2 (enrdf_load_stackoverflow) * 1985-01-22 1992-06-24

Also Published As

Publication number Publication date
JPS607677A (ja) 1985-01-16

Similar Documents

Publication Publication Date Title
JP3001981B2 (ja) プログラム可能な待ち時間を有する同期メモリー装置のための最適化回路と制御
JPS62251865A (ja) 情報処理装置
JPH11167515A (ja) データ伝送装置及びデータ伝送方法
JPH0118520B2 (enrdf_load_stackoverflow)
JPH0143392B2 (enrdf_load_stackoverflow)
JPH029401Y2 (enrdf_load_stackoverflow)
JPH0542525Y2 (enrdf_load_stackoverflow)
JP3251237B2 (ja) Ｓｄｒａｍにおける再プログラミング方法
JPS626360A (ja) メモリ制御回路
JP2539064B2 (ja) マイクロプロセッサ
KR930010283B1 (ko) 데이터 액세스 회로
EP0644550B1 (en) Dram control Circuit
JP2597156Y2 (ja) 評価用マイクロコンピュータ
SU1483453A1 (ru) Устройство дл формировани адреса источника запроса
JPH0158597B2 (enrdf_load_stackoverflow)
JPS6112294B2 (enrdf_load_stackoverflow)
JPH0259495B2 (enrdf_load_stackoverflow)
JPS58179978A (ja) 半導体メモリの書込み制御方式
JPS601644B2 (ja) タイミングパルス発生回路
JPH03223953A (ja) バス制御方式
JPS6049333B2 (ja) クロツク制御方式
JP2002312257A (ja) トレース装置
JPS6155764A (ja) アドレス設定制御方式
JPS627583B2 (enrdf_load_stackoverflow)
JPH10149313A (ja) 共有メモリ制御装置