JPH0117880Y2 - - Google Patents
Info
- Publication number
- JPH0117880Y2 JPH0117880Y2 JP13064783U JP13064783U JPH0117880Y2 JP H0117880 Y2 JPH0117880 Y2 JP H0117880Y2 JP 13064783 U JP13064783 U JP 13064783U JP 13064783 U JP13064783 U JP 13064783U JP H0117880 Y2 JPH0117880 Y2 JP H0117880Y2
- Authority
- JP
- Japan
- Prior art keywords
- data
- counter
- memory
- bit
- latch circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 238000005070 sampling Methods 0.000 claims description 13
- 230000005540 biological transmission Effects 0.000 description 4
- 238000006243 chemical reaction Methods 0.000 description 3
- 238000000034 method Methods 0.000 description 3
- 238000010586 diagram Methods 0.000 description 2
- 238000004519 manufacturing process Methods 0.000 description 2
- 230000002123 temporal effect Effects 0.000 description 2
- 238000000354 decomposition reaction Methods 0.000 description 1
- 230000004044 response Effects 0.000 description 1
- 238000000926 separation method Methods 0.000 description 1
Landscapes
- Compression, Expansion, Code Conversion, And Decoders (AREA)
- Dc Digital Transmission (AREA)
- Communication Control (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP13064783U JPS6040152U (ja) | 1983-08-24 | 1983-08-24 | デ−タサンプリング回路 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP13064783U JPS6040152U (ja) | 1983-08-24 | 1983-08-24 | デ−タサンプリング回路 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS6040152U JPS6040152U (ja) | 1985-03-20 |
| JPH0117880Y2 true JPH0117880Y2 (esLanguage) | 1989-05-24 |
Family
ID=30295630
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP13064783U Granted JPS6040152U (ja) | 1983-08-24 | 1983-08-24 | デ−タサンプリング回路 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS6040152U (esLanguage) |
-
1983
- 1983-08-24 JP JP13064783U patent/JPS6040152U/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS6040152U (ja) | 1985-03-20 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| AU669746B2 (en) | Method and device for detection and correction of errors in ATM cell headers | |
| JPH05120114A (ja) | マイクロプロセツサと同期して動作するランダムアクセスメモリ | |
| US5489901A (en) | Data input/output circuit for a digital signal processing system | |
| JPS6274127A (ja) | 同期化装置 | |
| JPH0117880Y2 (esLanguage) | ||
| US6496602B2 (en) | Sorting device of variable-length code | |
| JPH1098458A (ja) | シンクワード検出回路 | |
| JPH0313764Y2 (esLanguage) | ||
| JP3063433B2 (ja) | マイクロプロセッサ | |
| JP2536490B2 (ja) | ランレングス符号化装置 | |
| JP2999020B2 (ja) | 音声ミキシング部におけるグルーピング処理方式 | |
| JPH0511474B2 (esLanguage) | ||
| SU1492478A1 (ru) | След щий аналого-цифровой преобразователь | |
| JPH039661B2 (esLanguage) | ||
| SU1203531A1 (ru) | Устройство дл обмена данными между вычислительными машинами | |
| JP2518387B2 (ja) | シリアルデ―タ伝送回路 | |
| JP2536489B2 (ja) | 圧縮デ−タ復号化装置 | |
| JPH10215185A (ja) | バイナリカウンタの非同期読み出し回路 | |
| JPS63197151A (ja) | シリアルデ−タ転送方式 | |
| JPH05315971A (ja) | シリアル−パラレル変換回路 | |
| JPH01206728A (ja) | 可変長符号化コード復号装置 | |
| JPS6335143B2 (esLanguage) | ||
| JPH03198143A (ja) | バス・インターフェイス装置およびリード・モディファイ・ライト制御方式 | |
| JPS6251856A (ja) | デ−タ受信装置 | |
| JPS61292766A (ja) | デ−タ入力方式 |