JPH0113224B2 - - Google Patents

Info

Publication number
JPH0113224B2
JPH0113224B2 JP8157682A JP8157682A JPH0113224B2 JP H0113224 B2 JPH0113224 B2 JP H0113224B2 JP 8157682 A JP8157682 A JP 8157682A JP 8157682 A JP8157682 A JP 8157682A JP H0113224 B2 JPH0113224 B2 JP H0113224B2
Authority
JP
Japan
Prior art keywords
wiring
film
layer
oxygen concentration
etching
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP8157682A
Other languages
English (en)
Japanese (ja)
Other versions
JPS58199523A (ja
Inventor
Shinichi Oofuji
Tetsuo Hosoya
Chisato Hashimoto
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Nippon Telegraph and Telephone Corp
Original Assignee
Nippon Telegraph and Telephone Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Telegraph and Telephone Corp filed Critical Nippon Telegraph and Telephone Corp
Priority to JP8157682A priority Critical patent/JPS58199523A/ja
Publication of JPS58199523A publication Critical patent/JPS58199523A/ja
Publication of JPH0113224B2 publication Critical patent/JPH0113224B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Electrodes Of Semiconductors (AREA)
  • Drying Of Semiconductors (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
JP8157682A 1982-05-17 1982-05-17 半導体装置の製造方法 Granted JPS58199523A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP8157682A JPS58199523A (ja) 1982-05-17 1982-05-17 半導体装置の製造方法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP8157682A JPS58199523A (ja) 1982-05-17 1982-05-17 半導体装置の製造方法

Publications (2)

Publication Number Publication Date
JPS58199523A JPS58199523A (ja) 1983-11-19
JPH0113224B2 true JPH0113224B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) 1989-03-03

Family

ID=13750128

Family Applications (1)

Application Number Title Priority Date Filing Date
JP8157682A Granted JPS58199523A (ja) 1982-05-17 1982-05-17 半導体装置の製造方法

Country Status (1)

Country Link
JP (1) JPS58199523A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0628315B2 (ja) * 1984-12-24 1994-04-13 株式会社日立製作所 半導体装置

Also Published As

Publication number Publication date
JPS58199523A (ja) 1983-11-19

Similar Documents

Publication Publication Date Title
US5399527A (en) Method of forming multilayer aluminum wiring in semiconductor IC
US4337115A (en) Method of forming electrodes on the surface of a semiconductor substrate
US5464500A (en) Method for taper etching metal
JPH06140396A (ja) 半導体装置とその製法
US4381595A (en) Process for preparing multilayer interconnection
US4200969A (en) Semiconductor device with multi-layered metalizations
JP3586899B2 (ja) 半導体装置およびその製造方法
US4870033A (en) Method of manufacturing a multilayer electrode containing silicide for a semiconductor device
JPH0113224B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JPS5932126A (ja) 半導体装置の製造方法
JPS59161857A (ja) 半導体装置用配線および抵抗体
JPS58161344A (ja) 半導体装置の製造方法
JP2948062B2 (ja) Ｃｕ配線形成方法
EP0191981B1 (en) Multilayer circuit
JPH0511432B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JPH08115979A (ja) 多層配線形成法
JPS61144083A (ja) ジヨセフソン接合素子の形成方法
JPS5966125A (ja) 半導体装置の製造方法
CN100386861C (zh) 用于例如集成电路的薄层的制造方法
JPH0261142B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
KR100419878B1 (ko) 반도체소자의제조방법
JPS6258676B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JPS63177559A (ja) 半導体素子の製造方法
JPH0312787B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JPS62222657A (ja) 導体配線およびその形成方法