JPH01104742U - - Google Patents

Info

Publication number
JPH01104742U
JPH01104742U JP1988000421U JP42188U JPH01104742U JP H01104742 U JPH01104742 U JP H01104742U JP 1988000421 U JP1988000421 U JP 1988000421U JP 42188 U JP42188 U JP 42188U JP H01104742 U JPH01104742 U JP H01104742U
Authority
JP
Japan
Prior art keywords
chip
lead terminal
resistor
semiconductor device
utility
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP1988000421U
Other languages
English (en)
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP1988000421U priority Critical patent/JPH01104742U/ja
Publication of JPH01104742U publication Critical patent/JPH01104742U/ja
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181Encapsulation

Description

【図面の簡単な説明】
第1図は本考案の半導体装置の一実施例の組立
構体の平面図、第2図は異なる実施例の組立構体
の平面図、第3図および第4図は並列接続使用時
ゲートに発生する寄生振動を説明する線図で、第
3図はゲートに直列抵抗が接続されていなくて寄
生振動が発生する場合、第4図は直列抵抗が接続
されて寄生振動が発生しない場合を示す。 1……金属基板、2……MOSFETチツプ、
3……金属細線、4……外部リード端子(ソース
)、5……外部リード端子(ゲート)、6……チ
ツプ抵抗、7……樹脂、11……リード端子(ド
レイン)。

Claims (1)

  1. 【実用新案登録請求の範囲】 (1) 一端がリード端子を形成している金属基板
    にMOS電界効果トランジスタチツプがドレイン
    電極で接続され、このチツプのソース電極および
    ゲート電極が前記リード端子に並列に配置された
    外部リード端子の一端部にそれぞれ金属細線で接
    続されてなる組立構体を一体として樹脂封止した
    ものにおいて、前記チツプのゲート電極と外部リ
    ード端子との間に直列に抵抗体を挿入接続し一体
    として樹脂封止したことを特徴とする半導体装置
    。 (2) 実用新案登録請求の範囲第1項記載の半導
    体装置において、抵抗体が外部リード端子の一端
    部にろう付けされたチツプ抵抗素子であることを
    特徴とする半導体装置。 (3) 実用新案登録請求の範囲第1項記載の半導
    体装置において、抵抗体がトランジスタチツプの
    ゲート電極にろう付けされたチツプ抵抗素子であ
    ることを特徴とする半導体装置。
JP1988000421U 1988-01-06 1988-01-06 Pending JPH01104742U (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1988000421U JPH01104742U (ja) 1988-01-06 1988-01-06

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1988000421U JPH01104742U (ja) 1988-01-06 1988-01-06

Publications (1)

Publication Number Publication Date
JPH01104742U true JPH01104742U (ja) 1989-07-14

Family

ID=31199432

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1988000421U Pending JPH01104742U (ja) 1988-01-06 1988-01-06

Country Status (1)

Country Link
JP (1) JPH01104742U (ja)

Similar Documents

Publication Publication Date Title
JPS591199U (ja) 半導体メモリ素子
JPH01104742U (ja)
JPS5895657U (ja) 集積回路用リ−ドフレ−ム
JPS58158520U (ja) 帰還型増幅回路
JPS63145334U (ja)
JPS6117756U (ja) 半導体装置
JPS60137436U (ja) 半導体集積回路装置
JPS6049650U (ja) 半導体装置
JPS6133455U (ja) 半導体装置
JPS63127152U (ja)
JPS59112954U (ja) 絶縁物封止半導体装置
JPS5980950U (ja) リレ−接点保護回路
JPH03122543U (ja)
JPS6025146U (ja) 半導体装置
JPS5877064U (ja) 半導体集積回路装置
JPS5956760U (ja) 半導体集積回路
JPS6054349U (ja) ダ−リントン・トランジスタ
JPS6221555U (ja)
JPS6196556U (ja)
JPS602840U (ja) 樹脂封止形半導体装置
JPS58153463U (ja) トランジスタ素子
JPS6454333U (ja)
JPS62178440U (ja)
JPS6433756U (ja)
JPH03116032U (ja)