JP7694816B2 - 半導体装置とその製造方法 - Google Patents

半導体装置とその製造方法 Download PDF

Info

Publication number
JP7694816B2
JP7694816B2 JP2024514809A JP2024514809A JP7694816B2 JP 7694816 B2 JP7694816 B2 JP 7694816B2 JP 2024514809 A JP2024514809 A JP 2024514809A JP 2024514809 A JP2024514809 A JP 2024514809A JP 7694816 B2 JP7694816 B2 JP 7694816B2
Authority
JP
Japan
Prior art keywords
type
layer
type deep
deep layers
high concentration
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
JP2024514809A
Other languages
English (en)
Japanese (ja)
Other versions
JPWO2023199570A5 (https=
JPWO2023199570A1 (https=
Inventor
秀史 高谷
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Denso Corp
Original Assignee
Denso Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Denso Corp filed Critical Denso Corp
Publication of JPWO2023199570A1 publication Critical patent/JPWO2023199570A1/ja
Publication of JPWO2023199570A5 publication Critical patent/JPWO2023199570A5/ja
Priority to JP2025091800A priority Critical patent/JP2025122207A/ja
Application granted granted Critical
Publication of JP7694816B2 publication Critical patent/JP7694816B2/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D12/00Bipolar devices controlled by the field effect, e.g. insulated-gate bipolar transistors [IGBT]
    • H10D12/01Manufacture or treatment
    • H10D12/031Manufacture or treatment of IGBTs
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00Field-effect transistors [FET]
    • H10D30/01Manufacture or treatment
    • H10D30/021Manufacture or treatment of FETs having insulated gates [IGFET]
    • H10D30/028Manufacture or treatment of FETs having insulated gates [IGFET] of double-diffused metal oxide semiconductor [DMOS] FETs
    • H10D30/0291Manufacture or treatment of FETs having insulated gates [IGFET] of double-diffused metal oxide semiconductor [DMOS] FETs of vertical DMOS [VDMOS] FETs
    • H10D30/0297Manufacture or treatment of FETs having insulated gates [IGFET] of double-diffused metal oxide semiconductor [DMOS] FETs of vertical DMOS [VDMOS] FETs using recessing of the gate electrodes, e.g. to form trench gate electrodes
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00Field-effect transistors [FET]
    • H10D30/60Insulated-gate field-effect transistors [IGFET]
    • H10D30/64Double-diffused metal-oxide semiconductor [DMOS] FETs
    • H10D30/66Vertical DMOS [VDMOS] FETs
    • H10D30/668Vertical DMOS [VDMOS] FETs having trench gate electrodes, e.g. UMOS transistors
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/10Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
    • H10D62/102Constructional design considerations for preventing surface leakage or controlling electric field concentration
    • H10D62/103Constructional design considerations for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse-biased devices
    • H10D62/105Constructional design considerations for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse-biased devices by having particular doping profiles, shapes or arrangements of PN junctions; by having supplementary regions, e.g. junction termination extension [JTE] 
    • H10D62/106Constructional design considerations for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse-biased devices by having particular doping profiles, shapes or arrangements of PN junctions; by having supplementary regions, e.g. junction termination extension [JTE]  having supplementary regions doped oppositely to or in rectifying contact with regions of the semiconductor bodies, e.g. guard rings with PN or Schottky junctions
    • H10D62/107Buried supplementary regions, e.g. buried guard rings 
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/10Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
    • H10D62/102Constructional design considerations for preventing surface leakage or controlling electric field concentration
    • H10D62/103Constructional design considerations for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse-biased devices
    • H10D62/105Constructional design considerations for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse-biased devices by having particular doping profiles, shapes or arrangements of PN junctions; by having supplementary regions, e.g. junction termination extension [JTE] 
    • H10D62/109Reduced surface field [RESURF] PN junction structures
    • H10D62/111Multiple RESURF structures, e.g. double RESURF or 3D-RESURF structures
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/10Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
    • H10D62/124Shapes, relative sizes or dispositions of the regions of semiconductor bodies or of junctions between the regions
    • H10D62/126Top-view geometrical layouts of the regions or the junctions
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/10Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
    • H10D62/124Shapes, relative sizes or dispositions of the regions of semiconductor bodies or of junctions between the regions
    • H10D62/126Top-view geometrical layouts of the regions or the junctions
    • H10D62/127Top-view geometrical layouts of the regions or the junctions of cellular field-effect devices, e.g. multicellular DMOS transistors or IGBTs
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/10Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
    • H10D62/17Semiconductor regions connected to electrodes not carrying current to be rectified, amplified or switched, e.g. channel regions
    • H10D62/393Body regions of DMOS transistors or IGBTs 
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/10Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
    • H10D62/13Semiconductor regions connected to electrodes carrying current to be rectified, amplified or switched, e.g. source or drain regions
    • H10D62/149Source or drain regions of field-effect devices
    • H10D62/151Source or drain regions of field-effect devices of IGFETs 
    • H10D62/156Drain regions of DMOS transistors
    • H10D62/157Impurity concentrations or distributions
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/80Semiconductor bodies, or regions thereof, of devices having potential barriers characterised by the materials
    • H10D62/83Semiconductor bodies, or regions thereof, of devices having potential barriers characterised by the materials being Group IV materials, e.g. B-doped Si or undoped Ge
    • H10D62/832Semiconductor bodies, or regions thereof, of devices having potential barriers characterised by the materials being Group IV materials, e.g. B-doped Si or undoped Ge being Group IV materials comprising two or more elements, e.g. SiGe
    • H10D62/8325Silicon carbide

Landscapes

  • Electrodes Of Semiconductors (AREA)
  • Insulated Gate Type Field-Effect Transistor (AREA)
JP2024514809A 2022-04-14 2023-01-26 半導体装置とその製造方法 Active JP7694816B2 (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2025091800A JP2025122207A (ja) 2022-04-14 2025-06-02 半導体装置とその製造方法

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
JP2022066834 2022-04-14
JP2022066834 2022-04-14
PCT/JP2023/002514 WO2023199570A1 (ja) 2022-04-14 2023-01-26 半導体装置とその製造方法

Related Child Applications (1)

Application Number Title Priority Date Filing Date
JP2025091800A Division JP2025122207A (ja) 2022-04-14 2025-06-02 半導体装置とその製造方法

Publications (3)

Publication Number Publication Date
JPWO2023199570A1 JPWO2023199570A1 (https=) 2023-10-19
JPWO2023199570A5 JPWO2023199570A5 (https=) 2024-04-30
JP7694816B2 true JP7694816B2 (ja) 2025-06-18

Family

ID=88329556

Family Applications (2)

Application Number Title Priority Date Filing Date
JP2024514809A Active JP7694816B2 (ja) 2022-04-14 2023-01-26 半導体装置とその製造方法
JP2025091800A Pending JP2025122207A (ja) 2022-04-14 2025-06-02 半導体装置とその製造方法

Family Applications After (1)

Application Number Title Priority Date Filing Date
JP2025091800A Pending JP2025122207A (ja) 2022-04-14 2025-06-02 半導体装置とその製造方法

Country Status (5)

Country Link
US (1) US20250040205A1 (https=)
EP (1) EP4510194A4 (https=)
JP (2) JP7694816B2 (https=)
CN (1) CN119054083A (https=)
WO (1) WO2023199570A1 (https=)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2025187565A1 (ja) * 2024-03-05 2025-09-12 株式会社デンソー 半導体装置およびその製造方法
WO2025258666A1 (ja) * 2024-06-13 2025-12-18 株式会社デンソー 半導体装置
WO2026048876A1 (ja) * 2024-08-29 2026-03-05 株式会社デンソー 半導体装置
EP4734698A1 (en) * 2024-10-22 2026-04-29 Samsung Electronics Co., Ltd. Semiconductor device

Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2000260984A (ja) 1999-03-10 2000-09-22 Toshiba Corp 高耐圧半導体素子
JP2005019528A (ja) 2003-06-24 2005-01-20 Toyota Central Res & Dev Lab Inc 半導体装置とその製造方法
JP2010225615A (ja) 2009-03-19 2010-10-07 Denso Corp 炭化珪素半導体装置およびその製造方法
JP2013038308A (ja) 2011-08-10 2013-02-21 Denso Corp 炭化珪素半導体装置およびその製造方法
JP2016225455A (ja) 2015-05-29 2016-12-28 株式会社デンソー 半導体装置およびその製造方法
WO2017098547A1 (ja) 2015-12-07 2017-06-15 三菱電機株式会社 炭化珪素半導体装置
JP2017152489A (ja) 2016-02-23 2017-08-31 株式会社デンソー 化合物半導体装置およびその製造方法

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3993458B2 (ja) 2002-04-17 2007-10-17 株式会社東芝 半導体装置
JP4793390B2 (ja) * 2008-02-13 2011-10-12 株式会社デンソー 炭化珪素半導体装置およびその製造方法
JP6485382B2 (ja) 2016-02-23 2019-03-20 株式会社デンソー 化合物半導体装置の製造方法および化合物半導体装置
JP6617657B2 (ja) * 2016-07-29 2019-12-11 富士電機株式会社 炭化ケイ素半導体装置および炭化ケイ素半導体装置の製造方法
JP7275573B2 (ja) * 2018-12-27 2023-05-18 富士電機株式会社 炭化珪素半導体装置および炭化珪素半導体装置の製造方法
JP7140148B2 (ja) * 2019-02-27 2022-09-21 株式会社デンソー 炭化珪素半導体装置およびその製造方法
JP7278914B2 (ja) * 2019-09-13 2023-05-22 株式会社東芝 半導体装置、半導体装置の製造方法、インバータ回路、駆動装置、車両、及び、昇降機

Patent Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2000260984A (ja) 1999-03-10 2000-09-22 Toshiba Corp 高耐圧半導体素子
JP2005019528A (ja) 2003-06-24 2005-01-20 Toyota Central Res & Dev Lab Inc 半導体装置とその製造方法
JP2010225615A (ja) 2009-03-19 2010-10-07 Denso Corp 炭化珪素半導体装置およびその製造方法
JP2013038308A (ja) 2011-08-10 2013-02-21 Denso Corp 炭化珪素半導体装置およびその製造方法
JP2016225455A (ja) 2015-05-29 2016-12-28 株式会社デンソー 半導体装置およびその製造方法
WO2017098547A1 (ja) 2015-12-07 2017-06-15 三菱電機株式会社 炭化珪素半導体装置
JP2017152489A (ja) 2016-02-23 2017-08-31 株式会社デンソー 化合物半導体装置およびその製造方法

Also Published As

Publication number Publication date
JP2025122207A (ja) 2025-08-20
CN119054083A (zh) 2024-11-29
JPWO2023199570A1 (https=) 2023-10-19
WO2023199570A1 (ja) 2023-10-19
EP4510194A1 (en) 2025-02-19
EP4510194A4 (en) 2025-07-30
US20250040205A1 (en) 2025-01-30

Similar Documents

Publication Publication Date Title
JP7537377B2 (ja) 電界効果トランジスタとその製造方法
JP7694816B2 (ja) 半導体装置とその製造方法
CN109638069B (zh) 半导体装置
US20120012929A1 (en) Semiconductor device
JP7073872B2 (ja) スイッチング素子とその製造方法
JP7651403B2 (ja) 電界効果トランジスタとその製造方法
US20120074461A1 (en) Semiconductor device and method for manufacturing same
JP7290973B2 (ja) 半導体装置
US20110284923A1 (en) Semiconductor device and manufacturing method of the same
JP7487692B2 (ja) 電界効果トランジスタ
JP7680503B2 (ja) 縦型電界効果トランジスタおよびその形成のための方法
US20230369483A1 (en) Semiconductor device and manufacturing method of semiconductor device
JP2025159185A (ja) 電界効果トランジスタ
JP7853248B2 (ja) 電界効果トランジスタ
JP7560344B2 (ja) 半導体装置
JP7628874B2 (ja) 半導体装置及びその製造方法
JP2019125621A (ja) 半導体装置
JP2024131786A (ja) 半導体装置
WO2025192705A1 (ja) 半導体装置およびその製造方法
WO2024176583A1 (ja) 電界効果トランジスタの製造方法
JP2024057709A (ja) 半導体装置とその製造方法

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20240201

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20240201

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20250304

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20250318

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20250507

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20250520

R150 Certificate of patent or registration of utility model

Ref document number: 7694816

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150