JP7170908B2 - 電力用半導体装置およびその製造方法、ならびに電力変換装置 - Google Patents
電力用半導体装置およびその製造方法、ならびに電力変換装置 Download PDFInfo
- Publication number
- JP7170908B2 JP7170908B2 JP2021558417A JP2021558417A JP7170908B2 JP 7170908 B2 JP7170908 B2 JP 7170908B2 JP 2021558417 A JP2021558417 A JP 2021558417A JP 2021558417 A JP2021558417 A JP 2021558417A JP 7170908 B2 JP7170908 B2 JP 7170908B2
- Authority
- JP
- Japan
- Prior art keywords
- conductor layer
- circuit board
- printed circuit
- semiconductor device
- metal column
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/02—Containers; Seals
- H01L23/04—Containers; Seals characterised by the shape of the container or parts, e.g. caps, walls
- H01L23/053—Containers; Seals characterised by the shape of the container or parts, e.g. caps, walls the container being a hollow construction and having an insulating or insulated base as a mounting for the semiconductor body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/16—Fillings or auxiliary members in containers or encapsulations, e.g. centering rings
- H01L23/18—Fillings characterised by the material, its physical or chemical properties, or its arrangement within the complete device
- H01L23/24—Fillings characterised by the material, its physical or chemical properties, or its arrangement within the complete device solid or gel at the normal operating temperature of the device
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/73—Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
- H01L25/07—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L29/00
- H01L25/072—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L29/00 the devices being arranged next to each other
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/04042—Bonding areas specifically adapted for wire connectors, e.g. wirebond pads
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
- H01L2224/0601—Structure
- H01L2224/0603—Bonding areas having different sizes, e.g. different heights or widths
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/33—Structure, shape, material or disposition of the layer connectors after the connecting process of a plurality of layer connectors
- H01L2224/331—Disposition
- H01L2224/3318—Disposition being disposed on at least two different sides of the body, e.g. dual array
- H01L2224/33181—On opposite sides of the body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/45099—Material
- H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/4824—Connecting between the body and an opposite side of the item with respect to the body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73265—Layer and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/838—Bonding techniques
- H01L2224/83801—Soldering or alloying
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
- H01L2224/852—Applying energy for connecting
- H01L2224/85201—Compression bonding
- H01L2224/85205—Ultrasonic bonding
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/538—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
- H01L23/5385—Assembly of a plurality of insulating substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L24/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L24/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L24/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L24/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L24/33—Structure, shape, material or disposition of the layer connectors after the connecting process of a plurality of layer connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L24/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
- H01L2924/182—Disposition
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
- H01L2924/191—Disposition
- H01L2924/19101—Disposition of discrete passive components
- H01L2924/19107—Disposition of discrete passive components off-chip wires
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Chemical & Material Sciences (AREA)
- Dispersion Chemistry (AREA)
- Structure Of Printed Boards (AREA)
- Inverter Devices (AREA)
Description
実施の形態1.
まず本実施の形態の第1例の電力用半導体装置の構成について、図1~図6を用いて説明する。なお説明の便宜のため、X方向、Y方向、Z方向が導入されている。図1は実施の形態1の第1例の電力用半導体装置の全体を平面視した態様を示す概略平面図である。図2は実施の形態1の第1例の電力用半導体装置のうち、図1のII-II線に沿う部分の概略断面図である。図3は図1の電力用半導体装置のうち、特に半導体素子の配置された部分の概略平面図である。図4は図1の電力用半導体装置のうち、特にプリント基板のコア材およびそのZ方向下側の導体層の態様を示す概略平面図である。図5は図1の電力用半導体装置のうち、特にプリント基板のコア材およびそのZ方向上側の導体層の態様を示す概略平面図である。図6は実施の形態1の第1例における図2中の点線で囲まれた部分VIの概略拡大断面図である。なお以下においてはZ方向に関する下側すなわちZ方向負側を単に下側、Z方向に関する上側すなわちZ方向正側を単に上側と呼ぶこととする。また以下においては図の水平方向に延びるX,Y方向に関する正側または負側を、単に左側および右側と呼ぶこととする。
本開示に従った電力用半導体装置100は、絶縁基板10と、半導体素子21と、プリント基板30とを備えている。半導体素子21は絶縁基板10の一方の主表面に接合される。プリント基板30は半導体素子21に対向するように接合される。半導体素子21には主電極21bおよび信号電極21cが形成される。プリント基板30は、コア材31と、コア材31の半導体素子21側の第1の主表面に形成された第1の導体層32と、コア材31の第1の主表面と反対側の第2の主表面に形成された第2の導体層33とを含む。第2の導体層33はボンディングパッド33aを有する。プリント基板30には第1の導体層32が部分的に欠落した欠落部36A,36B,36Cが形成される。欠落部36A,36B,36C内を挿通し絶縁基板10に達し、第1の導電性部材46A,46B,46Cでプリント基板30と接続される金属柱部51A,51B,51Cをさらに備える。信号電極21cとボンディングパッド33aとは金属ワイヤ90で接続される。金属柱部51A,51B,51Cと絶縁基板10とが第2の導電性部材45A,45B,45Cで接合される。
まず本実施の形態の電力用半導体装置の構成について、図19~図23を用いて説明する。図19は実施の形態2の電力用半導体装置の全体を平面視した態様を示す概略平面図である。図20は実施の形態2の電力用半導体装置のうち、図19のXX-XX線に沿う部分の概略断面図である。図21は図19の電力用半導体装置のうち、特に半導体素子の配置された部分の概略平面図である。図22は図19の電力用半導体装置のうち、特にプリント基板のコア材およびそのZ方向下側の導体層の態様を示す概略平面図である。図23は図19の電力用半導体装置のうち、特にプリント基板のコア材およびそのZ方向上側の導体層の態様を示す概略平面図である。なお図19~図23は、実施の形態1の第1例の図1~図5に対応する。
まず本実施の形態の電力用半導体装置の構成について、図24~図27を用いて説明する。図24は実施の形態3の電力用半導体装置の全体を平面視した態様を示す概略平面図である。図25は図24の電力用半導体装置のうち、特に半導体素子の配置された部分の概略平面図である。図26は図24の電力用半導体装置のうち、特にプリント基板のコア材およびそのZ方向下側の導体層の態様を示す概略平面図である。図27は図24の電力用半導体装置のうち、特にプリント基板のコア材およびそのZ方向上側の導体層の態様を示す概略平面図である。なお図24、図25、図26、図27は、実施の形態1の第1例の図1、図3、図4、図5に対応する。
まず本実施の形態の電力用半導体装置の構成について、図28~図33を用いて説明する。図28は実施の形態4の電力用半導体装置の全体を平面視した態様を示す概略平面図である。図29は実施の形態4の電力用半導体装置のうち、図28のXXIX-XXIX線に沿う部分の概略断面図である。図30は実施の形態4における図29中の点線で囲まれた部分XXXの概略拡大断面図である。図31は図28の電力用半導体装置のうち、特に半導体素子の配置された部分の概略平面図である。図32は図28の電力用半導体装置のうち、特にプリント基板のコア材およびそのZ方向下側の導体層の態様を示す概略平面図である。図33は実施の形態4の電力用半導体装置のうち、図28のXXXIII-XXXIII線に沿う部分の概略断面図である。なお図28、図29、図30、図31、図32は、実施の形態1の第1例の図1、図2、図6、図3、図4に対応する。
本実施の形態は、上述した実施の形態1~4に係る半導体装置を電力変換装置に適用したものである。本開示はある種の電力変換装置に限定されるものではないが、以下、実施の形態5として、三相のインバータに本開示を適用した場合について説明する。
Claims (13)
- 絶縁基板と、
前記絶縁基板の一方の主表面に接合される半導体素子と、
前記半導体素子に対向するように接合されるプリント基板とを備え、
前記半導体素子には主電極および信号電極が形成され、
前記プリント基板は、コア材と、前記コア材の前記半導体素子側の第1の主表面に形成された第1の導体層と、前記コア材の前記第1の主表面と反対側の第2の主表面に形成された第2の導体層とを含み、
前記第2の導体層はボンディングパッドを有し、
前記プリント基板には前記第1の導体層が部分的に欠落した欠落部が形成され、
前記欠落部内を挿通し前記絶縁基板に達し、第1の導電性部材で前記プリント基板と接続される金属柱部をさらに備え、
前記信号電極と前記ボンディングパッドとは金属ワイヤで接続され、
前記金属柱部と前記絶縁基板とが第2の導電性部材で接合される、電力用半導体装置。 - 前記欠落部は、前記プリント基板の前記第1の主表面と前記第2の主表面とを結ぶ方向の全体を貫通することにより前記第1の導体層と前記コア材と前記第2の導体層とのすべてを貫通する貫通部であり、
前記金属柱部は、前記絶縁基板の前記一方の主表面から、前記貫通部内を貫通し、前記貫通部の前記絶縁基板と反対側にまで延びる、請求項1に記載の電力用半導体装置。 - 前記主電極と前記プリント基板とが第3の導電性部材により接続される、請求項1または2に記載の電力用半導体装置。
- 前記半導体素子の前記第3の導電性部材が付着する前記主電極の少なくとも一部は、前記ボンディングパッドと平面的に重なる位置に配置される、請求項3に記載の電力用半導体装置。
- 前記ボンディングパッド上の前記金属ワイヤが接続される位置の少なくとも一部は、前記半導体素子の前記第3の導電性部材と平面的に重なる位置に配置される、請求項4に記載の電力用半導体装置。
- 前記金属柱部は複数配置されており、
前記複数の金属柱部のうち1つの金属柱部は、平面視における前記プリント基板の中央に配置されており、
前記複数の金属柱部のうち前記1つの金属柱部を除く他の複数の金属柱部は、前記プリント基板の中央に関して互いに点対称となる位置に配置されている、請求項1~5のいずれか1項に記載の電力用半導体装置。 - 前記他の複数の金属柱部のうち一部の前記複数の金属柱部は、前記プリント基板の平面視における第1の方向についての中央を通る第1の中心線の上に並ぶように配置され、
前記一部の複数の金属柱部は、前記プリント基板の平面視における前記第1の方向に直交する第2の方向についての中央を通る第2の中心線に関して互いに線対称となる位置に配置されている、請求項6に記載の電力用半導体装置。 - 前記プリント基板は、前記第1の方向についての中央部において、前記第1の中心線を含み前記中央部以外の領域に対し平面視における外縁が前記第2の方向に突起した突起部を1対含み、
前記一部の複数の金属柱部のそれぞれは、前記1対の突起部のそれぞれに配置される、請求項7に記載の電力用半導体装置。 - 前記欠落部は前記ボンディングパッドと平面的に重なる位置に複数形成され、
前記ボンディングパッドと平面的に重なる位置の前記複数の欠落部および前記複数の欠落部内の前記金属柱部が、前記主電極と交互に並ぶように、直線上に配置される、請求項1~8のいずれか1項に記載の電力用半導体装置。 - 前記ボンディングパッド上の前記金属ワイヤが接続される位置の少なくとも一部は、前記ボンディングパッドと平面的に重なる位置の前記金属柱部と平面的に重なる位置に配置される、請求項9に記載の電力用半導体装置。
- 請求項1~10のいずれか1項に記載の電力用半導体装置を有し、入力される電力を変換して出力する主変換回路と、
前記主変換回路を制御する制御信号を前記主変換回路に出力する制御回路と備えた電力変換装置。 - 信号電極が形成された半導体素子を一方の主表面上に接合した絶縁基板を準備する工程と、
コア材と、前記コア材の第1の主表面に形成された第1の導体層と、前記コア材の前記第1の主表面と反対側の第2の主表面に形成された第2の導体層とを含み、前記第1の導体層が部分的に欠落された欠落部が形成されたプリント基板を準備する工程と、
前記欠落部内を挿通し前記欠落部外にまで延びる金属柱部を第1の導電性部材で前記欠落部に接合する工程と、
前記プリント基板を前記半導体素子に対向するように配置し、前記金属柱部と前記絶縁基板とを第2の導電性部材で接合する工程と、
前記信号電極と、前記第2の導体層に含まれるボンディングパッドとを金属ワイヤで接続する工程とを備える、電力用半導体装置の製造方法。 - 前記欠落部は、前記プリント基板の前記第1の主表面と前記第2の主表面とを結ぶ方向の全体を貫通することにより前記第1の導体層と前記コア材と前記第2の導体層とのすべてを貫通する貫通部であり、
前記第2の導電性部材で接合する工程において、前記金属柱部は、前記絶縁基板の前記一方の主表面から、前記貫通部内を貫通し、前記貫通部の前記絶縁基板と反対側にまで延びるように配置される、請求項12に記載の電力用半導体装置の製造方法。
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2019209605 | 2019-11-20 | ||
JP2019209605 | 2019-11-20 | ||
PCT/JP2020/042948 WO2021100747A1 (ja) | 2019-11-20 | 2020-11-18 | 電力用半導体装置およびその製造方法、ならびに電力変換装置 |
Publications (3)
Publication Number | Publication Date |
---|---|
JPWO2021100747A1 JPWO2021100747A1 (ja) | 2021-05-27 |
JPWO2021100747A5 JPWO2021100747A5 (ja) | 2022-06-29 |
JP7170908B2 true JP7170908B2 (ja) | 2022-11-14 |
Family
ID=75980525
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2021558417A Active JP7170908B2 (ja) | 2019-11-20 | 2020-11-18 | 電力用半導体装置およびその製造方法、ならびに電力変換装置 |
Country Status (4)
Country | Link |
---|---|
US (1) | US20220415738A1 (ja) |
JP (1) | JP7170908B2 (ja) |
CN (1) | CN114730758A (ja) |
WO (1) | WO2021100747A1 (ja) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
GB2576524B (en) * | 2018-08-22 | 2022-08-03 | Pragmatic Printing Ltd | Profiled Thermode |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2013146212A1 (ja) | 2012-03-28 | 2013-10-03 | 富士電機株式会社 | 半導体装置及び半導体装置の製造方法 |
WO2014185050A1 (ja) | 2013-05-16 | 2014-11-20 | 富士電機株式会社 | 半導体装置 |
JP2017199809A (ja) | 2016-04-27 | 2017-11-02 | 三菱電機株式会社 | 電力用半導体装置 |
JP2019087700A (ja) | 2017-11-10 | 2019-06-06 | 三菱電機株式会社 | 電力用半導体装置、電力用半導体装置の製造方法および電力変換装置 |
JP2019153607A (ja) | 2018-02-28 | 2019-09-12 | 三菱電機株式会社 | 電力用半導体装置およびその製造方法、ならびに電力変換装置 |
-
2020
- 2020-11-18 JP JP2021558417A patent/JP7170908B2/ja active Active
- 2020-11-18 WO PCT/JP2020/042948 patent/WO2021100747A1/ja active Application Filing
- 2020-11-18 US US17/771,206 patent/US20220415738A1/en active Pending
- 2020-11-18 CN CN202080079105.4A patent/CN114730758A/zh active Pending
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2013146212A1 (ja) | 2012-03-28 | 2013-10-03 | 富士電機株式会社 | 半導体装置及び半導体装置の製造方法 |
WO2014185050A1 (ja) | 2013-05-16 | 2014-11-20 | 富士電機株式会社 | 半導体装置 |
JP2017199809A (ja) | 2016-04-27 | 2017-11-02 | 三菱電機株式会社 | 電力用半導体装置 |
JP2019087700A (ja) | 2017-11-10 | 2019-06-06 | 三菱電機株式会社 | 電力用半導体装置、電力用半導体装置の製造方法および電力変換装置 |
JP2019153607A (ja) | 2018-02-28 | 2019-09-12 | 三菱電機株式会社 | 電力用半導体装置およびその製造方法、ならびに電力変換装置 |
Also Published As
Publication number | Publication date |
---|---|
US20220415738A1 (en) | 2022-12-29 |
JPWO2021100747A1 (ja) | 2021-05-27 |
CN114730758A (zh) | 2022-07-08 |
WO2021100747A1 (ja) | 2021-05-27 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP5076440B2 (ja) | 半導体装置及び半導体装置の製造方法 | |
US9673118B2 (en) | Power module and method of manufacturing power module | |
JP4438489B2 (ja) | 半導体装置 | |
JP6783327B2 (ja) | 半導体装置および電力変換装置 | |
JP6797285B2 (ja) | 半導体装置およびその製造方法、ならびに電力変換装置 | |
JP6685470B2 (ja) | 半導体装置およびその製造方法、ならびに電力変換装置 | |
JP5659938B2 (ja) | 半導体ユニットおよびそれを用いた半導体装置 | |
JP7170908B2 (ja) | 電力用半導体装置およびその製造方法、ならびに電力変換装置 | |
JP7042651B2 (ja) | 電力用半導体装置および電力変換装置 | |
JP2018067611A (ja) | 半導体装置および電力変換装置 | |
JP6667737B1 (ja) | 半導体モジュールおよび電力変換装置 | |
JP6575739B1 (ja) | 半導体装置、半導体装置の製造方法および電力変換装置 | |
JP7033889B2 (ja) | 電力用半導体装置、電力用半導体装置の製造方法および電力変換装置 | |
WO2020039986A1 (ja) | 電力用半導体装置およびその製造方法、ならびに電力変換装置 | |
JP6787118B2 (ja) | 半導体装置、電力変換装置、リードフレーム、および半導体装置の製造方法 | |
JP2014078616A (ja) | 電力用半導体装置 | |
JP2021019139A (ja) | 電力用半導体装置及び電力変換装置 | |
JP7086204B2 (ja) | 半導体装置、電力変換装置、及び半導体装置の製造方法 | |
WO2022049697A1 (ja) | 半導体装置、電力変換装置および半導体装置の製造方法 | |
JP2013038224A (ja) | 電子装置の製造方法及び電子装置 | |
WO2023022001A1 (ja) | パワーモジュールおよび電力変換装置 | |
WO2021100199A1 (ja) | 半導体装置およびその製造方法ならびに電力変換装置 | |
JP2022183503A (ja) | 半導体モジュールおよび半導体モジュールの製造方法 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20220426 |
|
A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20220426 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20221004 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20221101 |
|
R150 | Certificate of patent or registration of utility model |
Ref document number: 7170908 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 |