JP7032641B2 - 化合物半導体装置及びその製造方法 - Google Patents
化合物半導体装置及びその製造方法 Download PDFInfo
- Publication number
- JP7032641B2 JP7032641B2 JP2018002897A JP2018002897A JP7032641B2 JP 7032641 B2 JP7032641 B2 JP 7032641B2 JP 2018002897 A JP2018002897 A JP 2018002897A JP 2018002897 A JP2018002897 A JP 2018002897A JP 7032641 B2 JP7032641 B2 JP 7032641B2
- Authority
- JP
- Japan
- Prior art keywords
- layer
- compound semiconductor
- semiconductor device
- barrier layer
- inalgan
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 239000004065 semiconductor Substances 0.000 title claims description 94
- 150000001875 compounds Chemical class 0.000 title claims description 87
- 238000004519 manufacturing process Methods 0.000 title claims description 31
- 230000004888 barrier function Effects 0.000 claims description 74
- 238000000034 method Methods 0.000 claims description 64
- 125000006850 spacer group Chemical group 0.000 claims description 61
- 239000000969 carrier Substances 0.000 claims description 8
- 239000010410 layer Substances 0.000 description 181
- 239000000203 mixture Substances 0.000 description 56
- 239000007789 gas Substances 0.000 description 36
- 238000002161 passivation Methods 0.000 description 32
- 239000000758 substrate Substances 0.000 description 17
- 229910002704 AlGaN Inorganic materials 0.000 description 15
- 230000015572 biosynthetic process Effects 0.000 description 14
- 238000010586 diagram Methods 0.000 description 14
- KRHYYFGTRYWZRS-UHFFFAOYSA-N Fluorane Chemical compound F KRHYYFGTRYWZRS-UHFFFAOYSA-N 0.000 description 12
- 238000007740 vapor deposition Methods 0.000 description 12
- 238000001312 dry etching Methods 0.000 description 10
- 239000007772 electrode material Substances 0.000 description 10
- 150000004767 nitrides Chemical class 0.000 description 10
- 239000000460 chlorine Substances 0.000 description 9
- 230000007423 decrease Effects 0.000 description 9
- 238000000926 separation method Methods 0.000 description 9
- 239000003990 capacitor Substances 0.000 description 8
- 238000000151 deposition Methods 0.000 description 8
- 238000005268 plasma chemical vapour deposition Methods 0.000 description 8
- ZAMOUSCENKQFHK-UHFFFAOYSA-N Chlorine atom Chemical compound [Cl] ZAMOUSCENKQFHK-UHFFFAOYSA-N 0.000 description 6
- 229910052801 chlorine Inorganic materials 0.000 description 6
- 238000005530 etching Methods 0.000 description 6
- 239000002994 raw material Substances 0.000 description 6
- 238000001459 lithography Methods 0.000 description 5
- 230000006911 nucleation Effects 0.000 description 5
- 238000010899 nucleation Methods 0.000 description 5
- 230000001681 protective effect Effects 0.000 description 5
- JLTRXTDYQLMHGR-UHFFFAOYSA-N trimethylaluminium Chemical compound C[Al](C)C JLTRXTDYQLMHGR-UHFFFAOYSA-N 0.000 description 5
- XCZXGTMEAKBVPV-UHFFFAOYSA-N trimethylgallium Chemical compound C[Ga](C)C XCZXGTMEAKBVPV-UHFFFAOYSA-N 0.000 description 5
- 229910052782 aluminium Inorganic materials 0.000 description 4
- 230000008021 deposition Effects 0.000 description 4
- 229910052735 hafnium Inorganic materials 0.000 description 4
- 239000011810 insulating material Substances 0.000 description 4
- 238000004544 sputter deposition Methods 0.000 description 4
- 229910052715 tantalum Inorganic materials 0.000 description 4
- 229910052719 titanium Inorganic materials 0.000 description 4
- 229910052721 tungsten Inorganic materials 0.000 description 4
- 229910052726 zirconium Inorganic materials 0.000 description 4
- YCKRFDGAMUMZLT-UHFFFAOYSA-N Fluorine atom Chemical compound [F] YCKRFDGAMUMZLT-UHFFFAOYSA-N 0.000 description 3
- 229910004298 SiO 2 Inorganic materials 0.000 description 3
- 229910052731 fluorine Inorganic materials 0.000 description 3
- 239000011737 fluorine Substances 0.000 description 3
- 238000010438 heat treatment Methods 0.000 description 3
- 239000011229 interlayer Substances 0.000 description 3
- 239000012299 nitrogen atmosphere Substances 0.000 description 3
- IBEFSUTVZWZJEL-UHFFFAOYSA-N trimethylindium Chemical compound C[In](C)C IBEFSUTVZWZJEL-UHFFFAOYSA-N 0.000 description 3
- 238000001039 wet etching Methods 0.000 description 3
- QGZKDVFQNNGYKY-UHFFFAOYSA-N Ammonia Chemical compound N QGZKDVFQNNGYKY-UHFFFAOYSA-N 0.000 description 2
- XKRFYHLGVUSROY-UHFFFAOYSA-N Argon Chemical compound [Ar] XKRFYHLGVUSROY-UHFFFAOYSA-N 0.000 description 2
- 239000012535 impurity Substances 0.000 description 2
- 239000011261 inert gas Substances 0.000 description 2
- 230000010287 polarization Effects 0.000 description 2
- 239000011347 resin Substances 0.000 description 2
- 229920005989 resin Polymers 0.000 description 2
- 230000005533 two-dimensional electron gas Effects 0.000 description 2
- 229910001218 Gallium arsenide Inorganic materials 0.000 description 1
- JMASRVWKEDWRBT-UHFFFAOYSA-N Gallium nitride Chemical compound [Ga]#N JMASRVWKEDWRBT-UHFFFAOYSA-N 0.000 description 1
- BLRPTPMANUNPDV-UHFFFAOYSA-N Silane Chemical compound [SiH4] BLRPTPMANUNPDV-UHFFFAOYSA-N 0.000 description 1
- 229910021529 ammonia Inorganic materials 0.000 description 1
- 229910052786 argon Inorganic materials 0.000 description 1
- 238000004380 ashing Methods 0.000 description 1
- 239000003795 chemical substances by application Substances 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 230000005684 electric field Effects 0.000 description 1
- 230000005669 field effect Effects 0.000 description 1
- 238000002347 injection Methods 0.000 description 1
- 239000007924 injection Substances 0.000 description 1
- 238000002955 isolation Methods 0.000 description 1
- 239000002184 metal Substances 0.000 description 1
- 229910052751 metal Inorganic materials 0.000 description 1
- 238000001451 molecular beam epitaxy Methods 0.000 description 1
- JHJNPOSPVGRIAN-SFHVURJKSA-N n-[3-[(1s)-1-[[6-(3,4-dimethoxyphenyl)pyrazin-2-yl]amino]ethyl]phenyl]-5-methylpyridine-3-carboxamide Chemical class C1=C(OC)C(OC)=CC=C1C1=CN=CC(N[C@@H](C)C=2C=C(NC(=O)C=3C=C(C)C=NC=3)C=CC=2)=N1 JHJNPOSPVGRIAN-SFHVURJKSA-N 0.000 description 1
- 229910052594 sapphire Inorganic materials 0.000 description 1
- 239000010980 sapphire Substances 0.000 description 1
- 229920006395 saturated elastomer Polymers 0.000 description 1
- 229910000077 silane Inorganic materials 0.000 description 1
- 229910052710 silicon Inorganic materials 0.000 description 1
- 239000010703 silicon Substances 0.000 description 1
- 229910000679 solder Inorganic materials 0.000 description 1
- 230000002269 spontaneous effect Effects 0.000 description 1
- 239000002344 surface layer Substances 0.000 description 1
- 230000003746 surface roughness Effects 0.000 description 1
- 238000001721 transfer moulding Methods 0.000 description 1
- 238000000927 vapour-phase epitaxy Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02367—Substrates
- H01L21/0237—Materials
- H01L21/02373—Group 14 semiconducting materials
- H01L21/02378—Silicon carbide
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
- H01L21/02123—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon
- H01L21/0217—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material being a silicon nitride not containing oxygen, e.g. SixNy or SixByNz
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02225—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
- H01L21/0226—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process
- H01L21/02263—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase
- H01L21/02271—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase deposition by decomposition or reaction of gaseous or vapour phase compounds, i.e. chemical vapour deposition
- H01L21/02274—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase deposition by decomposition or reaction of gaseous or vapour phase compounds, i.e. chemical vapour deposition in the presence of a plasma [PECVD]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02436—Intermediate layers between substrates and deposited layers
- H01L21/02439—Materials
- H01L21/02455—Group 13/15 materials
- H01L21/02458—Nitrides
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02436—Intermediate layers between substrates and deposited layers
- H01L21/02494—Structure
- H01L21/02496—Layer structure
- H01L21/02505—Layer structure consisting of more than two layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02518—Deposited layers
- H01L21/02521—Materials
- H01L21/02538—Group 13/15 materials
- H01L21/0254—Nitrides
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02612—Formation types
- H01L21/02617—Deposition types
- H01L21/0262—Reduction or decomposition of gaseous compounds, e.g. CVD
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
- H01L21/283—Deposition of conductive or insulating materials for electrodes conducting electric current
- H01L21/285—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation
- H01L21/28506—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers
- H01L21/28575—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers on semiconductor bodies comprising AIIIBV compounds
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3105—After-treatment
- H01L21/311—Etching the insulating layers by chemical or physical means
- H01L21/31105—Etching inorganic layers
- H01L21/31111—Etching inorganic layers by chemical means
- H01L21/31116—Etching inorganic layers by chemical means by dry-etching
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
- H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/7605—Making of isolation regions between components between components manufactured in an active substrate comprising AIII BV compounds
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
- H01L23/3114—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed the device being a chip scale package, e.g. CSP
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3157—Partial encapsulation or coating
- H01L23/3171—Partial encapsulation or coating the coating being directly applied to the semiconductor body, e.g. passivation layer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49503—Lead-frames or other flat leads characterised by the die pad
- H01L23/49513—Lead-frames or other flat leads characterised by the die pad having bonding material between chip and die pad
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49517—Additional leads
- H01L23/4952—Additional leads the additional leads being a bump or a wire
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/08—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
- H01L29/0843—Source or drain regions of field-effect devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/10—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode not carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
- H01L29/1025—Channel region of field-effect devices
- H01L29/1029—Channel region of field-effect devices of field-effect transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/12—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/20—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only AIIIBV compounds
- H01L29/2003—Nitride compounds
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/12—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/20—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only AIIIBV compounds
- H01L29/201—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only AIIIBV compounds including two or more compounds, e.g. alloys
- H01L29/205—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only AIIIBV compounds including two or more compounds, e.g. alloys in different semiconductor regions, e.g. heterojunctions
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/45—Ohmic electrodes
- H01L29/452—Ohmic electrodes on AIII-BV compounds
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66446—Unipolar field-effect transistors with an active layer made of a group 13/15 material, e.g. group 13/15 velocity modulation transistor [VMT], group 13/15 negative resistance FET [NERFET]
- H01L29/66462—Unipolar field-effect transistors with an active layer made of a group 13/15 material, e.g. group 13/15 velocity modulation transistor [VMT], group 13/15 negative resistance FET [NERFET] with a heterojunction interface channel or gate, e.g. HFET, HIGFET, SISFET, HJFET, HEMT
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/778—Field effect transistors with two-dimensional charge carrier gas channel, e.g. HEMT ; with two-dimensional charge-carrier layer formed at a heterojunction interface
- H01L29/7786—Field effect transistors with two-dimensional charge carrier gas channel, e.g. HEMT ; with two-dimensional charge-carrier layer formed at a heterojunction interface with direct single heterostructure, i.e. with wide bandgap layer formed on top of active layer, e.g. direct single heterostructure MIS-like HEMT
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/778—Field effect transistors with two-dimensional charge carrier gas channel, e.g. HEMT ; with two-dimensional charge-carrier layer formed at a heterojunction interface
- H01L29/7786—Field effect transistors with two-dimensional charge carrier gas channel, e.g. HEMT ; with two-dimensional charge-carrier layer formed at a heterojunction interface with direct single heterostructure, i.e. with wide bandgap layer formed on top of active layer, e.g. direct single heterostructure MIS-like HEMT
- H01L29/7787—Field effect transistors with two-dimensional charge carrier gas channel, e.g. HEMT ; with two-dimensional charge-carrier layer formed at a heterojunction interface with direct single heterostructure, i.e. with wide bandgap layer formed on top of active layer, e.g. direct single heterostructure MIS-like HEMT with wide bandgap charge-carrier supplying layer, e.g. direct single heterostructure MODFET
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F1/00—Details of amplifiers with only discharge tubes, only semiconductor devices or only unspecified devices as amplifying elements
- H03F1/32—Modifications of amplifiers to reduce non-linear distortion
- H03F1/3241—Modifications of amplifiers to reduce non-linear distortion using predistortion circuits
- H03F1/3247—Modifications of amplifiers to reduce non-linear distortion using predistortion circuits using feedback acting on predistortion circuits
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F3/00—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
- H03F3/189—High-frequency amplifiers, e.g. radio frequency amplifiers
- H03F3/19—High-frequency amplifiers, e.g. radio frequency amplifiers with semiconductor devices only
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H01L21/76224—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using trench refilling with dielectric materials
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
- H01L2224/0601—Structure
- H01L2224/0603—Bonding areas having different sizes, e.g. different heights or widths
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32245—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
- H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
- H01L2224/48257—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a die pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/484—Connecting portions
- H01L2224/4847—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a wedge bond
- H01L2224/48472—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a wedge bond the other connecting portion not on the bonding area also being a wedge bond, i.e. wedge-to-wedge
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
- H01L2224/4901—Structure
- H01L2224/4903—Connectors having different sizes, e.g. different diameters
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73265—Layer and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49541—Geometry of the lead-frame
- H01L23/49562—Geometry of the lead-frame for devices being provided for in H01L29/00
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M1/00—Details of apparatus for conversion
- H02M1/0067—Converter structures employing plural converter units, other than for parallel operation of the units on a single load
- H02M1/007—Plural converter units in cascade
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M1/00—Details of apparatus for conversion
- H02M1/42—Circuits or arrangements for compensating for or adjusting power factor in converters or inverters
- H02M1/4208—Arrangements for improving power factor of AC input
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M1/00—Details of apparatus for conversion
- H02M1/42—Circuits or arrangements for compensating for or adjusting power factor in converters or inverters
- H02M1/4208—Arrangements for improving power factor of AC input
- H02M1/4225—Arrangements for improving power factor of AC input using a non-isolated boost converter
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M3/00—Conversion of dc power input into dc power output
- H02M3/22—Conversion of dc power input into dc power output with intermediate conversion into ac
- H02M3/24—Conversion of dc power input into dc power output with intermediate conversion into ac by static converters
- H02M3/28—Conversion of dc power input into dc power output with intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode to produce the intermediate ac
- H02M3/325—Conversion of dc power input into dc power output with intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode to produce the intermediate ac using devices of a triode or a transistor type requiring continuous application of a control signal
- H02M3/335—Conversion of dc power input into dc power output with intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode to produce the intermediate ac using devices of a triode or a transistor type requiring continuous application of a control signal using semiconductor devices only
- H02M3/33569—Conversion of dc power input into dc power output with intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode to produce the intermediate ac using devices of a triode or a transistor type requiring continuous application of a control signal using semiconductor devices only having several active switching elements
- H02M3/33576—Conversion of dc power input into dc power output with intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode to produce the intermediate ac using devices of a triode or a transistor type requiring continuous application of a control signal using semiconductor devices only having several active switching elements having at least one active switching element at the secondary side of an isolation transformer
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M7/00—Conversion of ac power input into dc power output; Conversion of dc power input into ac power output
- H02M7/42—Conversion of dc power input into ac power output without possibility of reversal
- H02M7/44—Conversion of dc power input into ac power output without possibility of reversal by static converters
- H02M7/48—Conversion of dc power input into ac power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode
- H02M7/53—Conversion of dc power input into ac power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal
- H02M7/537—Conversion of dc power input into ac power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only, e.g. single switched pulse inverters
- H02M7/5387—Conversion of dc power input into ac power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only, e.g. single switched pulse inverters in a bridge configuration
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F2200/00—Indexing scheme relating to amplifiers
- H03F2200/451—Indexing scheme relating to amplifiers the amplifier being a radio frequency amplifier
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F3/00—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
- H03F3/20—Power amplifiers, e.g. Class B amplifiers, Class C amplifiers
- H03F3/21—Power amplifiers, e.g. Class B amplifiers, Class C amplifiers with semiconductor devices only
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02B—CLIMATE CHANGE MITIGATION TECHNOLOGIES RELATED TO BUILDINGS, e.g. HOUSING, HOUSE APPLIANCES OR RELATED END-USER APPLICATIONS
- Y02B70/00—Technologies for an efficient end-user side electric power management and consumption
- Y02B70/10—Technologies improving the efficiency by using switched-mode power supplies [SMPS], i.e. efficient power electronics conversion e.g. power factor correction or reduction of losses in power supplies or efficient standby modes
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Ceramic Engineering (AREA)
- Chemical & Material Sciences (AREA)
- Chemical Kinetics & Catalysis (AREA)
- Materials Engineering (AREA)
- General Chemical & Material Sciences (AREA)
- Inorganic Chemistry (AREA)
- Plasma & Fusion (AREA)
- Nonlinear Science (AREA)
- Junction Field-Effect Transistors (AREA)
Description
本実施形態では、化合物半導体装置として、窒化物半導体のInAlGaN-HEMTを開示する。
図1~図2は、第1の実施形態によるInAlGaN-HEMTの製造方法を工程順に示す概略断面図である。
化合物半導体積層構造2は、AlNの核形成層2a、GaNのチャネル層2b、AlGaNのスペーサ層2c、及びInAlGaNのバリア層2dを有している。
詳細には、化合物半導体積層構造2の素子分離領域に、例えばアルゴン(Ar)を注入する。これにより、化合物半導体積層構造2及びSiC基板1の表層部分に素子分離構造が形成される。素子分離構造により、化合物半導体積層構造2上で活性領域が画定される。
なお、素子分離は、上記の注入法の代わりに、例えばSTI(Shallow Trench Isolation)法を用いて行っても良い。このとき、化合物半導体積層構造2のドライエッチングには、例えば塩素系のエッチングガスを用いる。
詳細には、先ず、ソース電極及びドレイン電極を形成するためのレジストマスクを形成する。ここでは、蒸着法及びリフトオフ法に適した例えば庇構造2層レジストを用いる。このレジストを化合物半導体積層構造2上に塗布し、ソース電極及びドレイン電極の形成領域を露出させる開口を形成する。以上により、当該開口を有するレジストマスクが形成される。
このレジストマスクを用いて、電極材料として、例えばTa/Alを、例えば蒸着法により、開口内を含むレジストマスク上に堆積する。Taの厚みは20nm程度、Alの厚みは200nm程度とする。リフトオフ法により、レジストマスク及びその上に堆積したTa/Alを除去する。その後、SiC基板1を、例えば窒素雰囲気中において400℃~1000℃程度の温度、例えば550℃程度で熱処理し、残存したTa/Alをバリア層2dとオーミックコンタクトさせる。Ta/Alのバリア層2dとのオーミックコンタクトが得られるのであれば、熱処理が不要な場合もある。以上により、化合物半導体積層構造2上にソース電極3及びドレイン電極4が形成される。
詳細には、ソース電極3及びドレイン電極4を覆うように化合物半導体積層構造2上に、絶縁材料として例えばSiNを堆積する。SiNは、例えばプラズマCVD法により膜厚2nm~500nm程度、ここでは100nm程度に堆積する。これにより、パッシベーション膜5が形成される。SiNの堆積は、プラズマCVD法の代わりに、例えばALD法又はスパッタ法等で行うようにしても良い。また、SiNを堆積する代わりに、Siの酸化物又は酸窒化物を用いても良い。それ以外にも、Al,Hf,Zr,Ti,Ta,Wの酸化物、窒化物又は酸窒化物、或いはこれらから適宜に選択して多層に堆積して、パッシベーション膜を形成しても良い。
詳細には、リソグラフィー及びドライエッチングによりパッシベーション膜5をパターニングする。ドライエッチングには、例えばフッ素系ガス又は塩素系ガスを用いる。ドライエッチングの代わりに、例えばフッ酸やバッファードフッ酸等を用いたウェットエッチングを行うようにしても良い。以上により、パッシベーション膜5に、化合物半導体積層構造2の表面におけるゲート電極の形成領域を露出させる開口5aが形成される。
詳細には、先ず、ゲート電極を形成するためのレジストマスクを形成する。ここでは、蒸着法及びリフトオフ法に適した例えば庇構造2層レジストを用いる。このレジストをパッシベーション膜5上に塗布し、パッシベーション膜5の開口5aの部分を露出させる開口を形成する。以上により、当該開口を有するレジストマスクが形成される。
AlGaNのスペーサ層では、Al組成が高いと表面荒れ等に起因してシート抵抗が増加する。図3より、当該Al組成を0.70以下とすることでシート抵抗の十分な低減が得られることが判る。
InAlGaNのバリア層では、Al組成が低いとシート抵抗が急増することが確認される。図4より、当該Al組成を0.2以上とすることでシート抵抗の十分な低減が得られることが判る。
図4より、バリア層のAl組成が0.20以上であれば、Al組成の減少によりキャリア密度が減少しても、シート抵抗は450(Ω/sq)以下に抑えられている。これは、バリア層のAl組成の減少に伴ってキャリア濃度は減少するが、キャリア移動度が増加するためであると考えられる。図6より、バリア層のAl組成が20%程度~50%程度の範囲において、キャリア濃度は0.50×1013cm -2 程度~1.50×1013cm -2 程度と小さくなる。この場合、図7より、バリア層のAl組成が20%程度~50%程度の範囲において、キャリア移動度が1900(cm2V-1s-1)程度以上となり、極めて高いキャリア移動度が実現されていることが判る。
0.20<y1≦0.70
0≦x2≦0.15
0.20≦y2<0.70
y1>y2
上記のように規定することにより、シート抵抗を低減させつつ、リーク電流を減少させることができる。
本実施形態では、第1の実施形態と同様に、化合物半導体装置として、窒化物半導体のInAlGaN-HEMTを開示するが、化合物半導体積層構造の構成が異なる点で第1の実施形態と相違する。
図8~図9は、第2の実施形態によるInAlGaN-HEMTの製造方法を工程順に示す概略断面図である。なお、第1の実施形態で説明した構成部材と同一のものについては、同符号を付する。
化合物半導体積層構造2は、AlNの核形成層2a、GaNのチャネル層2b、AlGaNのスペーサ層2c、InAlGaNのバリア層2d、及びGaNのキャップ層2eを有している。
化合物半導体積層構造2の表面にレジストを塗布する。レジストをリソグラフィーにより加工し、レジストに、電極形成位置に相当する化合物半導体積層構造2の表面を露出する開口を形成する。以上により、当該開口を有するレジストマスクが形成される。
レジストマスクは、灰化処理等により除去される。
詳細には、先ず、ソース電極及びドレイン電極を形成するためのレジストマスクを形成する。ここでは、蒸着法及びリフトオフ法に適した例えば庇構造2層レジストを用いる。このレジストを化合物半導体積層構造2上に塗布し、電極用リセス2A,2Bを露出させる開口を形成する。以上により、当該開口を有するレジストマスクが形成される。
このレジストマスクを用いて、電極材料として、例えばTa/Alを、例えば蒸着法により、電極用リセス2A,2Bを露出させる開口内を含むレジストマスク上に堆積する。Taの厚みは20nm程度、Alの厚みは200nm程度とする。リフトオフ法により、レジストマスク及びその上に堆積したTa/Alを除去する。その後、Si基板1を、例えば窒素雰囲気中において400℃~1000℃程度の温度、例えば550℃程度で熱処理し、残存したTa/Alをバリア層2dとオーミックコンタクトさせる。Ta/Alのバリア層2dとのオーミックコンタクトが得られるのであれば、熱処理が不要な場合もある。以上により、電極用リセス2A,2Bを電極材料の一部で埋め込むソース電極3及びドレイン電極4が形成される。
詳細には、ソース電極3及びドレイン電極4を覆うように化合物半導体積層構造2(キャップ層2e)上に、絶縁材料として例えばSiNを堆積する。SiNは、例えばプラズマCVD法により膜厚2nm~500nm程度、ここでは100nm程度に堆積する。これにより、パッシベーション膜5が形成される。SiNの堆積は、プラズマCVD法の代わりに、例えばALD法又はスパッタ法等で行うようにしても良い。また、SiNを堆積する代わりに、Siの酸化物又は酸窒化物を用いても良い。それ以外にも、Al,Hf,Zr,Ti,Ta,Wの酸化物、窒化物又は酸窒化物、或いはこれらから適宜に選択して多層に堆積して、パッシベーション膜を形成しても良い。
詳細には、リソグラフィー及びドライエッチングによりパッシベーション膜5をパターニングする。ドライエッチングには、例えばフッ素系ガス又は塩素系ガスを用いる。ドライエッチングの代わりに、例えばフッ酸やバッファードフッ酸等を用いたウェットエッチングを行うようにしても良い。以上により、パッシベーション膜5に、化合物半導体積層構造2(キャップ層2e)の表面におけるゲート電極の形成領域を露出させる開口5aが形成される。
詳細には、先ず、ゲート電極を形成するためのレジストマスクを形成する。ここでは、蒸着法及びリフトオフ法に適した例えば庇構造2層レジストを用いる。このレジストをパッシベーション膜5上に塗布し、パッシベーション膜5の開口5aの部分を露出させる開口を形成する。以上により、当該開口を有するレジストマスクが形成される。
本実施形態では、第1の実施形態と同様に、化合物半導体装置として、窒化物半導体のInAlGaN-HEMTを開示するが、化合物半導体積層構造の構成が異なる点で第1の実施形態と相違する。
図10~図11は、第2の実施形態によるInAlGaN-HEMTの製造方法を工程順に示す概略断面図である。なお、第1の実施形態で説明した構成部材と同一のものについては、同符号を付する。
先ず、第1の実施形態と同様に化合物半導体積層構造2を形成する。化合物半導体積層構造2は、AlNの核形成層2a、GaNのチャネル層2b、AlGaNのスペーサ層2c、及びInAlGaNのバリア層2dを有している。
詳細には、例えばMOVPE法を用いて、再成長用リセス2C,2Dを埋め込むように選択的にn-GaNを再成長する。n型不純物として例えばSiを用い、Siを含む例えばシラン(SiH4)ガスを所定の流量で原料ガスに添加し、Siのドーピング濃度を例えば1×1019cm-3程度として、50nm程度の厚みにn-GaNを成長する。また、n型不純物としてSiの代わりに、GeやOを用いても良い。ウェット処理等により表面保護膜11を除去する。以上により、再成長用リセス2C,2Dをn-GaNで埋め込むn-GaNのコンタクト層12,13が形成される。
詳細には、化合物半導体積層構造2の素子分離領域に素子分離構造を形成した後、ソース電極及びドレイン電極を形成するためのレジストマスクを形成する。ここでは、蒸着法及びリフトオフ法に適した例えば庇構造2層レジストを用いる。このレジストを化合物半導体積層構造2上に塗布し、コンタクト層12,13の表面を露出させる各開口を形成する。以上により、当該開口を有するレジストマスクが形成される。
詳細には、ソース電極3及びドレイン電極4を覆うように化合物半導体積層構造2上に、絶縁材料として例えばSiNを堆積する。SiNは、例えばプラズマCVD法により膜厚2nm~500nm程度、ここでは100nm程度に堆積する。これにより、パッシベーション膜5が形成される。SiNの堆積は、プラズマCVD法の代わりに、例えばALD法又はスパッタ法等で行うようにしても良い。また、SiNを堆積する代わりに、Siの酸化物又は酸窒化物を用いても良い。それ以外にも、Al,Hf,Zr,Ti,Ta,Wの酸化物、窒化物又は酸窒化物、或いはこれらから適宜に選択して多層に堆積して、パッシベーション膜を形成しても良い。
詳細には、先ず、リソグラフィー及びドライエッチングによりパッシベーション膜5をパターニングする。ドライエッチングには、例えばフッ素系ガス又は塩素系ガスを用いる。ドライエッチングの代わりに、例えばフッ酸やバッファードフッ酸等を用いたウェットエッチングを行うようにしても良い。以上により、パッシベーション膜5に、化合物半導体積層構造2の表面におけるゲート電極の形成領域を露出させる開口5aが形成される。
このディスクリートパッケージでは、上述したInAlGaN-HEMTのチップが搭載される。以下、第1~第3の実施形態によるInAlGaN-HEMTのチップ(以下、HEMTチップと言う)のディスクリートパッケージについて例示する。
HEMTチップ20では、その表面に、上述したAlGaN/GaN・HEMTのドレイン電極が接続されたドレインパッド21と、ゲート電極が接続されたゲートパッド22と、ソース電極が接続されたソースパッド23とが設けられている。
ディスクリートパッケージを作製するには、先ず、HEMTチップ20を、ハンダ等のダイアタッチ剤31を用いてリードフレーム32に固定する。リードフレーム32にはドレインリード32aが一体形成されており、ゲートリード32b及びソースリード32cがリードフレーム32と別体として離間して配置される。
その後、モールド樹脂34を用いて、トランスファーモールド法によりHEMTチップ20を樹脂封止し、リードフレーム32を切り離す。以上により、ディスクリートパッケージが形成される。
本実施形態では、第1~第3の実施形態から選ばれた1種のInAlGaN-HEMTを備えたPFC(Power Factor Correction)回路を開示する。
図14は、第4の実施形態によるPFC回路を示す結線図である。
本実施形態では、第1~第3の実施形態から選ばれた1種のInAlGaN-HEMTを備えた電源装置を開示する。
図15は、第5の実施形態による電源装置の概略構成を示す結線図である。
一次側回路51は、第4の実施形態によるPFC回路40と、PFC回路40のコンデンサ45の両端子間に接続されたインバータ回路、例えばフルブリッジインバータ回路50とを有している。フルブリッジインバータ回路50は、複数(ここでは4つ)のスイッチ素子54a,54b,54c,54dを備えて構成される。
二次側回路52は、複数(ここでは3つ)のスイッチ素子55a,55b,55cを備えて構成される。
本実施形態では、第1~第3の実施形態から選ばれた1種のInAlGaN-HEMTを備えた高周波増幅器を開示する。
図16は、第6の実施形態による高周波増幅器の概略構成を示す結線図である。
ディジタル・プレディストーション回路61は、入力信号の非線形歪みを補償するものである。ミキサー62aは、非線形歪みが補償された入力信号と交流信号をミキシングするものである。パワーアンプ63は、交流信号とミキシングされた入力信号を増幅するものであり、第1~第3の実施形態から選ばれた1種のInAlGaN-HEMTを有している。なお図16では、例えばスイッチの切り替えにより、出力側の信号をミキサー62bで交流信号とミキシングしてディジタル・プレディストーション回路61に送出できる構成とされている。
前記チャネル層上に形成されたAly1Ga1-y1N(0.20<y1≦0.70)のスペーサ層と、
前記スペーサ層上に形成されたInx2Aly2Ga1-x2-y2N(0≦x2≦0.15,0.20≦y2<0.70)のバリア層と
を備えており、
y1>y2であることを特徴とする化合物半導体装置。
前記コンタクト層とオーミックコンタクトする電極と
を備えたことを特徴とする付記1~8のいずれか1項に記載の化合物半導体装置。
前記チャネル層上にAly1Ga1-y1N(0.20<y1≦0.70)のスペーサ層を形成し、
前記スペーサ層上にInx2Aly2Ga1-x2-y2N(0≦x2≦0.15,0.20≦y2<0.70)のバリア層を形成し、
y1>y2であることを特徴とする化合物半導体装置の製造方法。
前記コンタクト層とオーミックコンタクトする電極を形成することを特徴とする付記10~17のいずれか1項に記載の化合物半導体装置の製造方法。
前記高圧回路はトランジスタを有しており、
前記トランジスタは、
キャリアが発生するチャネル層と、
前記チャネル層上に形成されたAly1Ga1-y1N(0.20<y1≦0.70)のスペーサ層と、
前記スペーサ層上に形成されたInx2Aly2Ga1-x2-y2N(0≦x2≦0.15,0.20≦y2<0.70)のバリア層と
を備えており、
y1>y2であることを特徴とする電源装置。
前記PFC回路に設けられる第1スイッチ素子が前記トランジスタとされていることを特徴とする付記19に記載の電源装置。
前記インバータ回路に設けられる第2スイッチ素子が前記トランジスタとされていることを特徴とする付記20に記載の電源装置。
トランジスタを有しており、
前記トランジスタは、
キャリアが発生するチャネル層と、
前記チャネル層上に形成されたAly1Ga1-y1N(0.20<y1≦0.70)のスペーサ層と、
前記スペーサ層上に形成されたInx2Aly2Ga1-x2-y2N(0≦x2≦0.15,0.20≦y2<0.70)のバリア層と
を備えており、
y1>y2であることを特徴とする高周波増幅器。
2 化合物半導体積層構造
2a 核形成層
2b チャネル層
2c スペーサ層
2d バリア層
2e キャップ層
2A,2B 電極用リセス
2C,2D 再成長用リセス
3 ソース電極
4 ドレイン電極
5 パッシベーション膜
5a 開口
6 ゲート電極
11 表面保護膜
12,13 コンタクト層
20 HEMTチップ
21 ドレインパッド
22 ゲートパッド
23 ソースパッド
31 ダイアタッチ剤
32 リードフレーム
32a ドレインリード
32b ゲートリード
32c ソースリード
33 Alワイヤ
34 モールド樹脂
40 PFC回路
41,54a,54b,54c,54d,55a,55b,55c スイッチ素子
42 ダイオード
43 チョークコイル
44,45 コンデンサ
46 ダイオードブリッジ
50 フルブリッジインバータ回路
51 一次側回路
52 二次側回路
53 トランス
61 ディジタル・プレディストーション回路
62a,62b ミキサー
63 パワーアンプ
Claims (16)
- キャリアが発生するチャネル層と、
前記チャネル層上に形成されたAly1Ga1-y1N(0.20<y1≦0.70)のスペーサ層と、
前記スペーサ層上に形成されたInx2Aly2Ga1-x2-y2N(0.005≦x2≦0.15,0.22≦y2≦0.60)のバリア層と
を備えており、
y1>y2であることを特徴とする化合物半導体装置。 - 前記スペーサ層は、0.22≦y1≦0.60であることを特徴とする請求項1に記載の化合物半導体装置。
- 前記チャネル層は、前記キャリアの濃度が0.50×1013cm -2 以上1.50×1013cm -2 以下であることを特徴とする請求項1又は2に記載の化合物半導体装置。
- 前記チャネル層は、前記キャリアの移動度が1900cm2V-1s-1以上であることを特徴とする請求項1~3のいずれか1項に記載の化合物半導体装置。
- 前記スペーサ層及び前記バリア層の厚みの合計が4nm以上10nm以下であることを特徴とする請求項1~4のいずれか1項に記載の化合物半導体装置。
- 前記バリア層上に形成されたGaNのキャップ層を備えたことを特徴とする請求項1~4のいずれか1項に記載の化合物半導体装置。
- 前記スペーサ層、前記バリア層、及び前記キャップ層の厚みの合計が4nm以上10nm以下であることを特徴とする請求項6に記載の化合物半導体装置。
- 化合物半導体のコンタクト層と、
前記コンタクト層とオーミックコンタクトする電極と
を備えたことを特徴とする請求項1~7のいずれか1項に記載の化合物半導体装置。 - キャリアが発生するチャネル層を形成し、
前記チャネル層上にAly1Ga1-y1N(0.20<y1≦0.70)のスペーサ層を形成し、
前記スペーサ層上にInx2Aly2Ga1-x2-y2N(0.005≦x2≦0.15,0.22≦y2≦0.60)のバリア層を形成し、
y1>y2であることを特徴とする化合物半導体装置の製造方法。 - 前記スペーサ層は、0.22≦y1≦0.60であることを特徴とする請求項9に記載の化合物半導体装置の製造方法。
- 前記チャネル層は、前記キャリアの濃度が0.5×1013cm -2 以上1.5×1013cm -2 以下であることを特徴とする請求項9又は10に記載の化合物半導体装置の製造方法。
- 前記チャネル層は、前記キャリアの移動度が1900cm2V-1s-1以上であることを特徴とする請求項9~11のいずれか1項に記載の化合物半導体装置の製造方法。
- 前記スペーサ層及び前記バリア層の厚みの合計が4nm以上10nm以下であることを特徴とする請求項9~12のいずれか1項に記載の化合物半導体装置の製造方法。
- 前記バリア層上にGaNのキャップ層を形成することを特徴とする請求項9~12のいずれか1項に記載の化合物半導体装置の製造方法。
- 前記スペーサ層、前記バリア層、及び前記キャップ層の厚みの合計が4nm以上10nm以下であることを特徴とする請求項14に記載の化合物半導体装置の製造方法。
- 化合物半導体のコンタクト層を形成し、
前記コンタクト層とオーミックコンタクトする電極を形成することを特徴とする請求項9~15のいずれか1項に記載の化合物半導体装置の製造方法。
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2018002897A JP7032641B2 (ja) | 2018-01-11 | 2018-01-11 | 化合物半導体装置及びその製造方法 |
US16/238,094 US10665710B2 (en) | 2018-01-11 | 2019-01-02 | Compound semiconductor device and fabrication method |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2018002897A JP7032641B2 (ja) | 2018-01-11 | 2018-01-11 | 化合物半導体装置及びその製造方法 |
Publications (2)
Publication Number | Publication Date |
---|---|
JP2019125600A JP2019125600A (ja) | 2019-07-25 |
JP7032641B2 true JP7032641B2 (ja) | 2022-03-09 |
Family
ID=67140993
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2018002897A Active JP7032641B2 (ja) | 2018-01-11 | 2018-01-11 | 化合物半導体装置及びその製造方法 |
Country Status (2)
Country | Link |
---|---|
US (1) | US10665710B2 (ja) |
JP (1) | JP7032641B2 (ja) |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2021144993A (ja) | 2020-03-10 | 2021-09-24 | 富士通株式会社 | 半導体装置 |
CN111640796A (zh) * | 2020-06-01 | 2020-09-08 | 西安电子科技大学 | 5G民用射频GaN基HEMT器件、MOS-HEMT器件及制备方法 |
KR102612031B1 (ko) * | 2021-02-15 | 2023-12-11 | 한국전자통신연구원 | 고전자 이동도 트랜지스터 소자 및 그 제조 방법 |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2013235873A (ja) | 2012-05-02 | 2013-11-21 | Renesas Electronics Corp | 半導体装置およびその製造方法 |
JP2015037105A (ja) | 2013-08-12 | 2015-02-23 | 富士通株式会社 | 半導体装置及び半導体装置の製造方法 |
JP2015119028A (ja) | 2013-12-18 | 2015-06-25 | 古河電気工業株式会社 | 半導体装置、電界効果トランジスタ、およびダイオード |
JP2016524819A (ja) | 2013-06-18 | 2016-08-18 | ローベルト ボツシユ ゲゼルシヤフト ミツト ベシユレンクテル ハフツングRobert Bosch Gmbh | トランジスタ、及び、トランジスタの製造方法 |
Family Cites Families (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP5562579B2 (ja) | 2009-05-12 | 2014-07-30 | 日本碍子株式会社 | 半導体素子用エピタキシャル基板の作製方法 |
JP2013074179A (ja) * | 2011-09-28 | 2013-04-22 | Fujitsu Ltd | 化合物半導体装置及びその製造方法 |
WO2013125126A1 (ja) | 2012-02-23 | 2013-08-29 | 日本碍子株式会社 | 半導体素子および半導体素子の製造方法 |
JP2016162889A (ja) | 2015-03-02 | 2016-09-05 | 富士通株式会社 | 半導体装置及び半導体装置の製造方法 |
US9412830B2 (en) * | 2014-04-17 | 2016-08-09 | Fujitsu Limited | Semiconductor device and method of manufacturing semiconductor device |
JP6604036B2 (ja) | 2015-06-03 | 2019-11-13 | 富士通株式会社 | 化合物半導体装置及びその製造方法 |
-
2018
- 2018-01-11 JP JP2018002897A patent/JP7032641B2/ja active Active
-
2019
- 2019-01-02 US US16/238,094 patent/US10665710B2/en active Active
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2013235873A (ja) | 2012-05-02 | 2013-11-21 | Renesas Electronics Corp | 半導体装置およびその製造方法 |
JP2016524819A (ja) | 2013-06-18 | 2016-08-18 | ローベルト ボツシユ ゲゼルシヤフト ミツト ベシユレンクテル ハフツングRobert Bosch Gmbh | トランジスタ、及び、トランジスタの製造方法 |
JP2015037105A (ja) | 2013-08-12 | 2015-02-23 | 富士通株式会社 | 半導体装置及び半導体装置の製造方法 |
JP2015119028A (ja) | 2013-12-18 | 2015-06-25 | 古河電気工業株式会社 | 半導体装置、電界効果トランジスタ、およびダイオード |
Also Published As
Publication number | Publication date |
---|---|
JP2019125600A (ja) | 2019-07-25 |
US20190214494A1 (en) | 2019-07-11 |
US10665710B2 (en) | 2020-05-26 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
TWI492378B (zh) | 化合物半導體裝置及其製造方法 | |
JP5874173B2 (ja) | 化合物半導体装置及びその製造方法 | |
JP5866773B2 (ja) | 化合物半導体装置及びその製造方法 | |
JP5950643B2 (ja) | 化合物半導体装置及びその製造方法 | |
JP6085442B2 (ja) | 化合物半導体装置及びその製造方法 | |
JP6054620B2 (ja) | 化合物半導体装置及びその製造方法 | |
JP6014984B2 (ja) | 半導体装置及びその製造方法 | |
JP5888064B2 (ja) | 化合物半導体装置及びその製造方法 | |
JP5765171B2 (ja) | 化合物半導体装置の製造方法 | |
US9653569B1 (en) | Compound semiconductor device and manufacturing method thereof | |
JP2014072379A (ja) | 化合物半導体装置及びその製造方法 | |
JP2013074280A (ja) | 化合物半導体装置及びその製造方法 | |
JP6458495B2 (ja) | 化合物半導体装置及びその製造方法 | |
JP2014090033A (ja) | 化合物半導体装置及びその製造方法 | |
JP6703269B2 (ja) | 化合物半導体装置及びその製造方法 | |
JP2018085414A (ja) | 化合物半導体装置 | |
JP7009952B2 (ja) | 半導体装置及び半導体装置の製造方法 | |
US10665710B2 (en) | Compound semiconductor device and fabrication method | |
JP6231730B2 (ja) | 化合物半導体装置及びその製造方法 | |
JP2015012037A (ja) | 半導体装置及びその製造方法 | |
JP2014197644A (ja) | 化合物半導体装置及びその製造方法 | |
US11824108B2 (en) | Semiconductor device | |
JP7439536B2 (ja) | 半導体装置 | |
JP6304304B2 (ja) | 化合物半導体装置及びその製造方法 | |
JP2023080485A (ja) | 半導体装置 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20201008 |
|
A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20210817 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20210824 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20211022 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20220125 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20220207 |
|
R150 | Certificate of patent or registration of utility model |
Ref document number: 7032641 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 |