JP6985031B2 - Ledディスプレーパネルの製造方法 - Google Patents

Ledディスプレーパネルの製造方法 Download PDF

Info

Publication number
JP6985031B2
JP6985031B2 JP2017099602A JP2017099602A JP6985031B2 JP 6985031 B2 JP6985031 B2 JP 6985031B2 JP 2017099602 A JP2017099602 A JP 2017099602A JP 2017099602 A JP2017099602 A JP 2017099602A JP 6985031 B2 JP6985031 B2 JP 6985031B2
Authority
JP
Japan
Prior art keywords
led
display substrate
electrode
wafer
display
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
JP2017099602A
Other languages
English (en)
Japanese (ja)
Other versions
JP2018194718A (ja
Inventor
一馬 関家
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Disco Corp
Original Assignee
Disco Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Disco Corp filed Critical Disco Corp
Priority to JP2017099602A priority Critical patent/JP6985031B2/ja
Priority to TW107112490A priority patent/TWI776880B/zh
Priority to CN201810453947.6A priority patent/CN108962916B/zh
Publication of JP2018194718A publication Critical patent/JP2018194718A/ja
Application granted granted Critical
Publication of JP6985031B2 publication Critical patent/JP6985031B2/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/12Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
    • H01L27/1214Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
    • H01L27/1259Multistep manufacturing methods
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09FDISPLAYING; ADVERTISING; SIGNS; LABELS OR NAME-PLATES; SEALS
    • G09F9/00Indicating arrangements for variable information in which the information is built-up on a support by selection or combination of individual elements
    • G09F9/30Indicating arrangements for variable information in which the information is built-up on a support by selection or combination of individual elements in which the desired character or characters are formed by combining individual elements
    • G09F9/33Indicating arrangements for variable information in which the information is built-up on a support by selection or combination of individual elements in which the desired character or characters are formed by combining individual elements being semiconductor devices, e.g. diodes
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/12Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • General Physics & Mathematics (AREA)
  • Physics & Mathematics (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Computer Hardware Design (AREA)
  • Theoretical Computer Science (AREA)
  • Manufacturing & Machinery (AREA)
  • Devices For Indicating Variable Information By Combining Individual Elements (AREA)
  • Led Device Packages (AREA)
  • Laser Beam Processing (AREA)
  • Led Devices (AREA)
JP2017099602A 2017-05-19 2017-05-19 Ledディスプレーパネルの製造方法 Active JP6985031B2 (ja)

Priority Applications (3)

Application Number Priority Date Filing Date Title
JP2017099602A JP6985031B2 (ja) 2017-05-19 2017-05-19 Ledディスプレーパネルの製造方法
TW107112490A TWI776880B (zh) 2017-05-19 2018-04-12 Led顯示器面板的製造方法
CN201810453947.6A CN108962916B (zh) 2017-05-19 2018-05-14 Led显示面板的制造方法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2017099602A JP6985031B2 (ja) 2017-05-19 2017-05-19 Ledディスプレーパネルの製造方法

Publications (2)

Publication Number Publication Date
JP2018194718A JP2018194718A (ja) 2018-12-06
JP6985031B2 true JP6985031B2 (ja) 2021-12-22

Family

ID=64499207

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2017099602A Active JP6985031B2 (ja) 2017-05-19 2017-05-19 Ledディスプレーパネルの製造方法

Country Status (3)

Country Link
JP (1) JP6985031B2 (zh)
CN (1) CN108962916B (zh)
TW (1) TWI776880B (zh)

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP7333192B2 (ja) * 2019-04-23 2023-08-24 株式会社ディスコ 移設方法
JP7199307B2 (ja) * 2019-05-24 2023-01-05 株式会社ディスコ 移設方法
JP2021012936A (ja) * 2019-07-05 2021-02-04 株式会社ディスコ 光デバイスの移設方法
JP7289744B2 (ja) * 2019-07-11 2023-06-12 株式会社ジャパンディスプレイ 表示装置、及びその製造方法
TWI727428B (zh) * 2019-09-20 2021-05-11 東貝光電科技股份有限公司 微型led面板之製造方法及其微型led面板
JP2022164272A (ja) 2021-04-16 2022-10-27 株式会社ディスコ Ledディスプレイパネルの製造方法
JP2023109616A (ja) 2022-01-27 2023-08-08 株式会社ディスコ ウエーハの製造方法

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS60103328A (ja) * 1983-11-10 1985-06-07 Sanyo Electric Co Ltd 液晶表示板の電極接続方法
JP2002314053A (ja) * 2001-04-19 2002-10-25 Sony Corp チップ部品の転写方法及びこれを用いた素子の配列方法、画像表示装置の製造方法
FI123860B (fi) * 2010-05-18 2013-11-29 Corelase Oy Menetelmä substraattien tiivistämiseksi ja kontaktoimiseksi laservalon avulla ja elektroniikkamoduli
DE112012004373T5 (de) * 2011-10-18 2014-07-10 Fuji Electric Co., Ltd Verfahren zur trennung eines trägersubstrats von einem festphasengebundenen wafer und verfahren zur herstellung einer halbleitervorrichtung
JP5878330B2 (ja) * 2011-10-18 2016-03-08 株式会社ディスコ レーザー光線の出力設定方法およびレーザー加工装置
US9159700B2 (en) * 2012-12-10 2015-10-13 LuxVue Technology Corporation Active matrix emissive micro LED display
JP2015144192A (ja) * 2014-01-31 2015-08-06 株式会社ディスコ リフトオフ方法
WO2016100657A2 (en) * 2014-12-19 2016-06-23 Glo Ab Method of making a light emitting diode array on a backplane
US10224308B2 (en) * 2015-07-14 2019-03-05 Goertek, Inc. Transferring method, manufacturing method, device and electronic apparatus of micro-LED
TWI756384B (zh) * 2017-03-16 2022-03-01 美商康寧公司 用於大量轉移微型led的方法及製程

Also Published As

Publication number Publication date
CN108962916B (zh) 2024-03-01
JP2018194718A (ja) 2018-12-06
TWI776880B (zh) 2022-09-11
CN108962916A (zh) 2018-12-07
TW201901255A (zh) 2019-01-01

Similar Documents

Publication Publication Date Title
JP6985031B2 (ja) Ledディスプレーパネルの製造方法
US10755958B2 (en) Transfer method, mounting method, transfer device, and mounting device
CN108206150B (zh) 芯片接合机
JP2019530201A (ja) マイクロデバイスのマスクレス並列ピックアンドプレース移載
TWI790353B (zh) 元件的移設方法
WO2019019615A1 (zh) 激光剥离方法及激光剥离系统
CN105514036A (zh) 晶片的加工方法
JP2011124323A (ja) 発光デバイス、発光デバイスの製造方法および発光デバイス素材の加工装置
JPWO2019215832A1 (ja) フレキシブル発光デバイスの製造方法および製造装置
CN114788021A (zh) 聚光透镜的高度调整方法和芯片转印方法及聚光透镜的高度调整装置和芯片转印装置
US11756982B2 (en) Methods of parallel transfer of micro-devices using mask layer
US20230395645A1 (en) Methods of parallel transfer of micro-devices using treatment
TWI693981B (zh) 板狀物的分割方法
TWI735680B (zh) Led組裝方法
US11158804B2 (en) Method and apparatus for manufacturing flexible light emitting device
CN111326469A (zh) 元件阵列的制造装置和特定元件的除去装置
US20220336715A1 (en) Method of manufacturing led display panel
JPS6226876A (ja) 発光ダイオ−ドアレイの整列方法
JP2006222179A (ja) チップ搭載装置およびチップ搭載方法
JP2006222181A (ja) チップ搭載装置およびチップ搭載方法
JP2020115238A (ja) フレキシブル発光デバイスの製造方法および製造装置
JP5747305B2 (ja) 露光装置及びマイクロレンズアレイ構造体
CN104117766A (zh) 带图案基板的加工方法及带图案基板的加工装置

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20200306

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20210224

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20210406

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20210531

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20211102

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20211125

R150 Certificate of patent or registration of utility model

Ref document number: 6985031

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150