JP6556736B2 - 電圧降下を制約することによる、パワーゲーティングされた複数のセクションのサイジング - Google Patents

電圧降下を制約することによる、パワーゲーティングされた複数のセクションのサイジング Download PDF

Info

Publication number
JP6556736B2
JP6556736B2 JP2016546760A JP2016546760A JP6556736B2 JP 6556736 B2 JP6556736 B2 JP 6556736B2 JP 2016546760 A JP2016546760 A JP 2016546760A JP 2016546760 A JP2016546760 A JP 2016546760A JP 6556736 B2 JP6556736 B2 JP 6556736B2
Authority
JP
Japan
Prior art keywords
capacitance
section
circuit
sections
power
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
JP2016546760A
Other languages
English (en)
Japanese (ja)
Other versions
JP2017509202A (ja
JP2017509202A5 (enExample
Inventor
コーッツ、ライアン・マイケル
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Qualcomm Inc
Original Assignee
Qualcomm Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Qualcomm Inc filed Critical Qualcomm Inc
Publication of JP2017509202A publication Critical patent/JP2017509202A/ja
Publication of JP2017509202A5 publication Critical patent/JP2017509202A5/ja
Application granted granted Critical
Publication of JP6556736B2 publication Critical patent/JP6556736B2/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • G—PHYSICS
    • G05—CONTROLLING; REGULATING
    • G05B—CONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS
    • G05B13/00—Adaptive control systems, i.e. systems automatically adjusting themselves to have a performance which is optimum according to some preassigned criterion
    • G05B13/02—Adaptive control systems, i.e. systems automatically adjusting themselves to have a performance which is optimum according to some preassigned criterion electric
    • G05B13/0205—Adaptive control systems, i.e. systems automatically adjusting themselves to have a performance which is optimum according to some preassigned criterion electric not using a model or a simulator of the controlled system
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/0008—Arrangements for reducing power consumption
    • H03K19/0016—Arrangements for reducing power consumption by using a control or a clock signal, e.g. in order to apply power supply
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R19/00—Arrangements for measuring currents or voltages or for indicating presence or sign thereof
    • G01R19/0084—Arrangements for measuring currents or voltages or for indicating presence or sign thereof measuring voltage only
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R21/00—Arrangements for measuring electric power or power factor
    • G01R21/006—Measuring power factor
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R27/00—Arrangements for measuring resistance, reactance, impedance, or electric characteristics derived therefrom
    • G01R27/02—Measuring real or complex resistance, reactance, impedance, or other two-pole characteristics derived therefrom, e.g. time constant
    • G01R27/26—Measuring inductance or capacitance; Measuring quality factor, e.g. by using the resonance method; Measuring loss factor; Measuring dielectric constants ; Measuring impedance or related variables
    • G01R27/2605—Measuring capacitance
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K17/00—Electronic switching or gating, i.e. not by contact-making and –breaking
    • H03K17/51—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used
    • H03K17/56—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used by the use, as active elements, of semiconductor devices
    • H03K17/687—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used by the use, as active elements, of semiconductor devices the devices being field-effect transistors
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/003—Modifications for increasing the reliability for protection
    • H03K19/00315—Modifications for increasing the reliability for protection in field-effect transistor circuits

Landscapes

  • Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Computer Vision & Pattern Recognition (AREA)
  • Automation & Control Theory (AREA)
  • Artificial Intelligence (AREA)
  • Power Engineering (AREA)
  • Evolutionary Computation (AREA)
  • Medical Informatics (AREA)
  • Software Systems (AREA)
  • Health & Medical Sciences (AREA)
  • Logic Circuits (AREA)
  • Pulse Circuits (AREA)
  • Direct Current Feeding And Distribution (AREA)
  • Dc-Dc Converters (AREA)
  • Design And Manufacture Of Integrated Circuits (AREA)
  • Semiconductor Integrated Circuits (AREA)
JP2016546760A 2014-01-16 2015-01-16 電圧降下を制約することによる、パワーゲーティングされた複数のセクションのサイジング Active JP6556736B2 (ja)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US14/157,503 US9367054B2 (en) 2014-01-16 2014-01-16 Sizing power-gated sections by constraining voltage droop
US14/157,503 2014-01-16
PCT/US2015/011762 WO2015109188A1 (en) 2014-01-16 2015-01-16 Sizing power-gated sections by constraining voltage droop

Publications (3)

Publication Number Publication Date
JP2017509202A JP2017509202A (ja) 2017-03-30
JP2017509202A5 JP2017509202A5 (enExample) 2018-02-08
JP6556736B2 true JP6556736B2 (ja) 2019-08-07

Family

ID=52446439

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2016546760A Active JP6556736B2 (ja) 2014-01-16 2015-01-16 電圧降下を制約することによる、パワーゲーティングされた複数のセクションのサイジング

Country Status (7)

Country Link
US (1) US9367054B2 (enExample)
EP (1) EP3095193A1 (enExample)
JP (1) JP6556736B2 (enExample)
KR (1) KR102219822B1 (enExample)
CN (1) CN105917583B (enExample)
BR (1) BR112016016431A2 (enExample)
WO (1) WO2015109188A1 (enExample)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR102184740B1 (ko) * 2014-06-16 2020-11-30 에스케이하이닉스 주식회사 전자 장치 및 그를 포함하는 전자 시스템
US9438244B2 (en) * 2014-10-28 2016-09-06 Xilinx, Inc. Circuits for and methods of controlling power within an integrated circuit
US10152112B2 (en) * 2015-06-10 2018-12-11 Sonics, Inc. Power manager with a power switch arbitrator
US10928886B2 (en) 2019-02-25 2021-02-23 Intel Corporation Frequency overshoot and voltage droop mitigation apparatus and method

Family Cites Families (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2797761B2 (ja) * 1991-07-11 1998-09-17 日本電気株式会社 パワーオン回路
KR100554112B1 (ko) 1997-05-30 2006-02-20 미크론 테크놀로지,인코포레이티드 256 메가 다이내믹 랜덤 액세스 메모리
KR100780750B1 (ko) 2006-05-11 2007-11-30 한국과학기술원 표준 셀과 파워 게이팅 셀을 이용한 파워 네트워크 및 이를가지는 반도체 장치
JP2008065732A (ja) 2006-09-11 2008-03-21 Nec Electronics Corp 半導体集積回路の設計方法及び設計システム
US20080120514A1 (en) * 2006-11-10 2008-05-22 Yehea Ismail Thermal management of on-chip caches through power density minimization
US7868479B2 (en) * 2007-06-27 2011-01-11 Qualcomm Incorporated Power gating for multimedia processing power management
US8958575B2 (en) * 2007-06-29 2015-02-17 Qualcomm Incorporated Amplifier with configurable DC-coupled or AC-coupled output
JP5326628B2 (ja) * 2008-03-03 2013-10-30 富士通株式会社 電子回路装置
WO2009144658A1 (en) 2008-05-27 2009-12-03 Nxp B.V. Power switch design method and program
EP2369509A1 (en) 2010-03-01 2011-09-28 Nxp B.V. Method of generating an integrated circuit layout and integrated circuit
US8266569B2 (en) 2010-03-05 2012-09-11 Advanced Micro Devices, Inc. Identification of critical enables using MEA and WAA metrics
JP2011199094A (ja) * 2010-03-23 2011-10-06 Renesas Electronics Corp 半導体集積回路及び半導体集積回路の電源スイッチ制御方法
US9531194B2 (en) 2010-04-30 2016-12-27 Cornell University Systems and methods for zero-delay wakeup for power gated asynchronous pipelines
JP5638134B2 (ja) * 2010-07-19 2014-12-10 ナショナル セミコンダクター コーポレーションＮａｔｉｏｎａｌ Ｓｅｍｉｃｏｎｄｕｃｔｏｒ Ｃｏｒｐｏｒａｔｉｏｎ 区分された粗いおよび微細な制御を有するアダプティブ信号イコライザ
US9104395B2 (en) * 2012-05-02 2015-08-11 Semiconductor Energy Laboratory Co., Ltd. Processor and driving method thereof

Also Published As

Publication number Publication date
KR20160108433A (ko) 2016-09-19
US9367054B2 (en) 2016-06-14
EP3095193A1 (en) 2016-11-23
BR112016016431A2 (pt) 2017-08-08
KR102219822B1 (ko) 2021-02-23
WO2015109188A1 (en) 2015-07-23
JP2017509202A (ja) 2017-03-30
US20150198933A1 (en) 2015-07-16
CN105917583A (zh) 2016-08-31
CN105917583B (zh) 2021-05-07

Similar Documents

Publication Publication Date Title
US10651733B2 (en) Bridge driver for a switching voltage regulator which is operable to soft-switch and hard-switch
TWI691824B (zh) 用於評估電流的方法及電力轉換裝置
JP6556736B2 (ja) 電圧降下を制約することによる、パワーゲーティングされた複数のセクションのサイジング
JP4962480B2 (ja) マルチスレッショルドｃｍｏｓ（ｍｔｃｍｏｓ）回路におけるチャージリサイクリング（ｃｒ）トランジスタのサイジング及び配置
KR20140007651A (ko) 파워 게이팅 회로
JP6553057B2 (ja) システムレベルの電力分配ネットワークに関する電圧依存ダイｒｃモデリング
JP7397223B2 (ja) データプロセッサのプログラム可能な電圧調整
US20140184295A1 (en) Controlled resonant power transfer
US11128281B2 (en) Reduced-power electronic circuits with wide-band energy recovery using non-interfering topologies
US20080030254A1 (en) Design structure to eliminate step response power supply perturbation
US7511528B2 (en) Device and method to eliminate step response power supply perturbation
Bezzam et al. An energy-recovering reconfigurable series resonant clocking scheme for wide frequency operation
US12424930B2 (en) Active snubber circuit
US11038413B2 (en) Power converter with overshoot compensation for a switching device
Sathe Quasi-resonant clocking: A run-time control approach for true voltage-frequency-scalability
Xu et al. Decoupling capacitance design strategies for power delivery networks with power gating
Sheikhaei et al. Energy recycling from multigigahertz clocks using fully integrated switching converters
Rastogi et al. Design Techniques for Power-Gated Nanoscale Low Power Circuits
CN103701451A (zh) 一种输入驱动的多米诺电路设计
Anusha et al. MTCMOS DESIGN FOR EFFECTIVE VOLTAGE DROP CONTROL
Henzler Power gating
Wang et al. Optimal power switch design methodology for ultra dynamic voltage scaling with a limited number of power rails
Maheshwari et al. Jitter estimation methodology for clock chips
Farah et al. CEMS-PG: A parametrized algorithm for balanced partitioning and wakeup of power gated circuits

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20160923

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20171221

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20171221

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20181204

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20181130

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20190122

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20190611

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20190710

R150 Certificate of patent or registration of utility model

Ref document number: 6556736

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250