JP6231079B2 - 金属が充填されたビアを有するセラミック基板からなるセラミックプリント基板を製造する方法 - Google Patents
金属が充填されたビアを有するセラミック基板からなるセラミックプリント基板を製造する方法 Download PDFInfo
- Publication number
- JP6231079B2 JP6231079B2 JP2015509420A JP2015509420A JP6231079B2 JP 6231079 B2 JP6231079 B2 JP 6231079B2 JP 2015509420 A JP2015509420 A JP 2015509420A JP 2015509420 A JP2015509420 A JP 2015509420A JP 6231079 B2 JP6231079 B2 JP 6231079B2
- Authority
- JP
- Japan
- Prior art keywords
- copper
- ceramic
- ceramic substrate
- vias
- plating resist
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Classifications
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/22—Secondary treatment of printed circuits
- H05K3/24—Reinforcing of the conductive pattern
- H05K3/241—Reinforcing of the conductive pattern characterised by the electroplating method; means therefor, e.g. baths or apparatus
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/03—Use of materials for the substrate
- H05K1/0306—Inorganic insulating substrates, e.g. ceramic, glass
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/11—Printed elements for providing electric connections to or between printed circuits
- H05K1/115—Via connections; Lands around holes or via connections
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/02—Apparatus or processes for manufacturing printed circuits in which the conductive material is applied to the surface of the insulating support and is thereafter removed from such areas of the surface which are not intended for current conducting or shielding
- H05K3/027—Apparatus or processes for manufacturing printed circuits in which the conductive material is applied to the surface of the insulating support and is thereafter removed from such areas of the surface which are not intended for current conducting or shielding the conductive material being removed by irradiation, e.g. by photons, alpha or beta particles
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/40—Forming printed elements for providing electric connections to or between printed circuits
- H05K3/42—Plated through-holes or plated via connections
- H05K3/425—Plated through-holes or plated via connections characterised by the sequence of steps for plating the through-holes or via connections in relation to the conductive pattern
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/09—Shape and layout
- H05K2201/09209—Shape and layout details of conductors
- H05K2201/095—Conductive through-holes or vias
- H05K2201/09563—Metal filled via
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
- H05K2203/07—Treatments involving liquids, e.g. plating, rinsing
- H05K2203/0703—Plating
- H05K2203/0723—Electroplating, e.g. finish plating
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
- H05K2203/07—Treatments involving liquids, e.g. plating, rinsing
- H05K2203/0703—Plating
- H05K2203/0733—Method for plating stud vias, i.e. massive vias formed by plating the bottom of a hole without plating on the walls
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/02—Apparatus or processes for manufacturing printed circuits in which the conductive material is applied to the surface of the insulating support and is thereafter removed from such areas of the surface which are not intended for current conducting or shielding
- H05K3/04—Apparatus or processes for manufacturing printed circuits in which the conductive material is applied to the surface of the insulating support and is thereafter removed from such areas of the surface which are not intended for current conducting or shielding the conductive material being removed mechanically, e.g. by punching
- H05K3/043—Apparatus or processes for manufacturing printed circuits in which the conductive material is applied to the surface of the insulating support and is thereafter removed from such areas of the surface which are not intended for current conducting or shielding the conductive material being removed mechanically, e.g. by punching by using a moving tool for milling or cutting the conductive material
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/10—Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern
- H05K3/108—Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern by semi-additive methods; masks therefor
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Manufacturing & Machinery (AREA)
- Chemical & Material Sciences (AREA)
- Ceramic Engineering (AREA)
- Inorganic Chemistry (AREA)
- Printing Elements For Providing Electric Connections Between Printed Circuits (AREA)
- Electroplating Methods And Accessories (AREA)
- Manufacturing Of Printed Wiring (AREA)
- ing And Chemical Polishing (AREA)
Description
・ビアを有するセラミック基板の片側に、スクリーン印刷によって平坦な銅被覆を被着させるか、又は、DCB/DBC法によって100〜300μmの銅箔を接合させ、
・前記ビアを、セラミック側から電気めっき工程によって銅浴内で銅を析出させることによって充填する、
ことによって解決される。
Claims (6)
- 金属が充填されたビアを有するセラミック基板からなるセラミックプリント基板を製造するための方法において、
・前記ビアを有するセラミック基板の片側に、スクリーン印刷によって平坦な銅被覆を被着させ、
前記スクリーン印刷によって前記銅被覆を被着させた後、
・前記銅被覆を、めっきレジストによって部分的に覆い、
・次いで、前記ビアを、セラミック側から電気めっき工程によって銅浴内で銅を析出させることによって充填し、それと同時に、前記めっきレジストが載置されていない露出した部分を、層厚さ50乃至100μmまで強化し、
・その後、前記めっきレジストを再び化学的に除去し、前記めっきレジストが載置されていた、前記スクリーン印刷が施されている強化されていないより薄い部分を溶解する、
ことを特徴とする方法。 - 前記スクリーン印刷が施された部分を、HCl+FeCl3からなる混合物によって溶解する、
ことを特徴とする請求項1記載の方法。 - 前記ビアの直径は、50乃至5000μmである、
ことを特徴とする請求項1又は2記載の方法。 - 前記ビアを、レーザによって設ける、
ことを特徴とする請求項1から3のいずれか一項記載の方法。 - 前記電気めっき工程時に、前記セラミック基板のセラミック側を、銅浴内で、めっき槽に取り付けられた陽極に向かって回転させ、電解質で洗浄する、
ことを特徴とする請求項1から4のいずれか一項記載の方法。 - 振動及び/又は超音波を使用することによって、めっき槽における物質移動を改善する、
ことを特徴とする請求項1から5のいずれか一項記載の方法。
Applications Claiming Priority (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| DE102012207283.7 | 2012-05-02 | ||
| DE102012207283 | 2012-05-02 | ||
| PCT/EP2013/059012 WO2013164348A1 (de) | 2012-05-02 | 2013-04-30 | Verfahren zum herstellen keramischer leiterplatten aus keramiksubstraten mit metallgefüllten vias |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JP2015520944A JP2015520944A (ja) | 2015-07-23 |
| JP6231079B2 true JP6231079B2 (ja) | 2017-11-15 |
Family
ID=48407468
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2015509420A Expired - Fee Related JP6231079B2 (ja) | 2012-05-02 | 2013-04-30 | 金属が充填されたビアを有するセラミック基板からなるセラミックプリント基板を製造する方法 |
Country Status (7)
| Country | Link |
|---|---|
| US (1) | US20150108003A1 (ja) |
| EP (1) | EP2845454A1 (ja) |
| JP (1) | JP6231079B2 (ja) |
| CN (1) | CN104412720A (ja) |
| DE (1) | DE102013207942A1 (ja) |
| TW (1) | TW201410085A (ja) |
| WO (1) | WO2013164348A1 (ja) |
Families Citing this family (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US10249827B2 (en) | 2012-09-20 | 2019-04-02 | Udc Ireland Limited | Azadibenzofurans for electronic applications |
| CN105491795B (zh) * | 2014-09-18 | 2018-07-03 | 浙江德汇电子陶瓷有限公司 | 一种陶瓷金属化基板的制造方法和由该方法制造的陶瓷金属化基板 |
| CN108133886A (zh) * | 2017-12-11 | 2018-06-08 | 上海申和热磁电子有限公司 | 一种dbc基板背面研磨的方法 |
| CN109037079B (zh) * | 2018-07-13 | 2020-06-16 | 无锡天杨电子有限公司 | 一种轨道交通芯片用氮化物陶瓷覆铜板的图形化方法 |
| CN109618505B (zh) * | 2018-10-30 | 2020-01-03 | 华中科技大学 | 一种直接敷铜陶瓷基板的高厚径比通孔互连的方法 |
| CN111834324A (zh) * | 2019-04-15 | 2020-10-27 | 谭祖荣 | 适用于覆晶及共晶元件封装的抛光厚膜基板及其制造方法 |
| CN112713121B (zh) * | 2020-12-28 | 2025-03-14 | 江阴市赛贝克半导体科技有限公司 | 一种带应力驰豫的dbc陶瓷基板、热电器件及其制备方法 |
Family Cites Families (19)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| DE2147573C2 (de) * | 1971-09-23 | 1974-06-12 | Siemens Ag, 1000 Berlin Und 8000 Muenchen | Verfahren zur Herstellung von mikroelektronischen Schaltungen |
| GB8518945D0 (en) * | 1985-07-26 | 1985-09-04 | Ngk Insulators Ltd | Forming copper film on ceramic body |
| US5298687A (en) * | 1990-12-27 | 1994-03-29 | Remtec, Inc. | High-density multilayer interconnection system on a ceramic substrate for high current applications and method of manufacture |
| US5340947A (en) * | 1992-06-22 | 1994-08-23 | Cirqon Technologies Corporation | Ceramic substrates with highly conductive metal vias |
| US6093443A (en) * | 1997-11-12 | 2000-07-25 | Curamik Electronics Gmbh | Process for producing a ceramic-metal substrate |
| US6159853A (en) * | 1999-08-04 | 2000-12-12 | Industrial Technology Research Institute | Method for using ultrasound for assisting forming conductive layers on semiconductor devices |
| CN100387103C (zh) * | 1999-08-12 | 2008-05-07 | Ibiden股份有限公司 | 多层印刷电路板和半导体器件 |
| US20030146102A1 (en) * | 2002-02-05 | 2003-08-07 | Applied Materials, Inc. | Method for forming copper interconnects |
| JP2004103798A (ja) * | 2002-09-09 | 2004-04-02 | Shinko Electric Ind Co Ltd | 2メタルテープの製造方法および配線基板の製造方法 |
| GB2420912B (en) * | 2002-12-11 | 2006-07-26 | Dainippon Printing Co Ltd | Multilayer wiring board and manufacture method thereof |
| JP4153328B2 (ja) * | 2003-02-25 | 2008-09-24 | 日本シイエムケイ株式会社 | 多層プリント配線板の製造方法 |
| JP2004300462A (ja) * | 2003-03-28 | 2004-10-28 | Ebara Corp | めっき方法及びめっき装置 |
| JP4626254B2 (ja) * | 2004-10-12 | 2011-02-02 | パナソニック電工株式会社 | 貫通孔へのメッキ埋め込み方法及びメッキ装置 |
| TWI297585B (en) * | 2006-02-08 | 2008-06-01 | Phoenix Prec Technology Corp | Circuit board structure and method for fabricating the same |
| JP4878866B2 (ja) * | 2006-02-22 | 2012-02-15 | イビデン株式会社 | めっき装置及びめっき方法 |
| CN101720567B (zh) * | 2007-07-09 | 2013-09-11 | 住友金属矿山株式会社 | 印刷布线基板的制造方法及由该制造方法所得的印刷布线基板 |
| JP5191331B2 (ja) * | 2008-09-26 | 2013-05-08 | 新日本無線株式会社 | スルーホールフィリング方法 |
| DE102009033029A1 (de) * | 2009-07-02 | 2011-01-05 | Electrovac Ag | Elektronische Vorrichtung |
| JP5621311B2 (ja) * | 2010-05-11 | 2014-11-12 | 富士通株式会社 | 回路基板の製造方法 |
-
2013
- 2013-04-26 TW TW102114943A patent/TW201410085A/zh unknown
- 2013-04-30 EP EP13721642.0A patent/EP2845454A1/de not_active Withdrawn
- 2013-04-30 DE DE201310207942 patent/DE102013207942A1/de not_active Withdrawn
- 2013-04-30 CN CN201380023208.9A patent/CN104412720A/zh active Pending
- 2013-04-30 US US14/397,675 patent/US20150108003A1/en not_active Abandoned
- 2013-04-30 JP JP2015509420A patent/JP6231079B2/ja not_active Expired - Fee Related
- 2013-04-30 WO PCT/EP2013/059012 patent/WO2013164348A1/de not_active Ceased
Also Published As
| Publication number | Publication date |
|---|---|
| WO2013164348A1 (de) | 2013-11-07 |
| US20150108003A1 (en) | 2015-04-23 |
| DE102013207942A1 (de) | 2013-11-07 |
| CN104412720A (zh) | 2015-03-11 |
| TW201410085A (zh) | 2014-03-01 |
| EP2845454A1 (de) | 2015-03-11 |
| JP2015520944A (ja) | 2015-07-23 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP6231079B2 (ja) | 金属が充填されたビアを有するセラミック基板からなるセラミックプリント基板を製造する方法 | |
| JP4741616B2 (ja) | フォトレジスト積層基板の形成方法 | |
| JP2014053608A (ja) | 回路基板及びその製造方法 | |
| JP2010118662A (ja) | 印刷回路基板及びその製造方法 | |
| JP6406598B2 (ja) | プリント配線板及びその製造方法 | |
| TW200939927A (en) | Wiring substrate and its manufacturing process | |
| JP2010129899A5 (ja) | ||
| CN103517571B (zh) | 金属电镀沉积方法 | |
| CN100435602C (zh) | 电子部件的制造方法及电子部件 | |
| US20130089982A1 (en) | Method of Fabricating a Substrate Having Conductive Through Holes | |
| JP2004513221A5 (ja) | ||
| TWI577257B (zh) | 於基材絕緣表面形成導電線路的方法 | |
| JP5333353B2 (ja) | 半導体素子搭載用基板及びその製造方法 | |
| JP6573332B2 (ja) | 回路板およびその製造方法 | |
| CN103596358A (zh) | Smt加法高密度封装多层线路板结构及其制作方法 | |
| CN104053305B (zh) | 一种印制线路板及其制作方法 | |
| JP2003347700A (ja) | 配線基板 | |
| KR101124784B1 (ko) | 배선 기판 및 그 제조 방법 | |
| JP2013507763A (ja) | プリント回路基板及びその製造方法 | |
| JP2004146757A (ja) | 配線基板及び配線基板の製造方法 | |
| JP2017005052A (ja) | 基板及び回路基板の製造方法 | |
| CN104919908A (zh) | 印刷电路图案及通孔内导通线而形成的双面印刷电路板的形成方法 | |
| JPS6035543A (ja) | 半導体装置の製造方法 | |
| CN106416439B (zh) | 配线用基板的制造方法 | |
| JP2012028453A (ja) | 金属製ハーメチック蓋の製造方法 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20160302 |
|
| A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20161215 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20170123 |
|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20170421 |
|
| TRDD | Decision of grant or rejection written | ||
| A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20170925 |
|
| A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20171018 |
|
| R150 | Certificate of patent or registration of utility model |
Ref document number: 6231079 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
| LAPS | Cancellation because of no payment of annual fees |