JP6221499B2 - 電子装置及び電子装置の製造方法 - Google Patents
電子装置及び電子装置の製造方法 Download PDFInfo
- Publication number
- JP6221499B2 JP6221499B2 JP2013169476A JP2013169476A JP6221499B2 JP 6221499 B2 JP6221499 B2 JP 6221499B2 JP 2013169476 A JP2013169476 A JP 2013169476A JP 2013169476 A JP2013169476 A JP 2013169476A JP 6221499 B2 JP6221499 B2 JP 6221499B2
- Authority
- JP
- Japan
- Prior art keywords
- electronic component
- solder
- spacer
- electronic device
- electronic
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
- 238000004519 manufacturing process Methods 0.000 title claims description 26
- 229910000679 solder Inorganic materials 0.000 claims description 250
- 238000002844 melting Methods 0.000 claims description 52
- 230000008018 melting Effects 0.000 claims description 52
- 238000000034 method Methods 0.000 claims description 45
- 238000005304 joining Methods 0.000 claims description 29
- 125000006850 spacer group Chemical group 0.000 description 165
- 239000004065 semiconductor Substances 0.000 description 149
- 239000000758 substrate Substances 0.000 description 127
- 239000000463 material Substances 0.000 description 36
- 238000001816 cooling Methods 0.000 description 33
- 238000010438 heat treatment Methods 0.000 description 28
- 238000012360 testing method Methods 0.000 description 24
- 229920005989 resin Polymers 0.000 description 23
- 239000011347 resin Substances 0.000 description 23
- 238000010586 diagram Methods 0.000 description 21
- 229920005992 thermoplastic resin Polymers 0.000 description 16
- 229920001187 thermosetting polymer Polymers 0.000 description 15
- 229910017944 Ag—Cu Inorganic materials 0.000 description 7
- 230000007423 decrease Effects 0.000 description 7
- 239000007769 metal material Substances 0.000 description 7
- 238000005476 soldering Methods 0.000 description 6
- 238000007711 solidification Methods 0.000 description 6
- 230000008023 solidification Effects 0.000 description 6
- 229910010272 inorganic material Inorganic materials 0.000 description 5
- 239000011147 inorganic material Substances 0.000 description 5
- 239000011368 organic material Substances 0.000 description 5
- 230000008602 contraction Effects 0.000 description 4
- 239000004593 Epoxy Substances 0.000 description 3
- 230000015271 coagulation Effects 0.000 description 3
- 238000005345 coagulation Methods 0.000 description 3
- 230000000052 comparative effect Effects 0.000 description 3
- 230000006870 function Effects 0.000 description 3
- 238000003780 insertion Methods 0.000 description 3
- 230000037431 insertion Effects 0.000 description 3
- 230000000630 rising effect Effects 0.000 description 3
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 2
- 239000000853 adhesive Substances 0.000 description 2
- 230000001070 adhesive effect Effects 0.000 description 2
- 239000010949 copper Substances 0.000 description 2
- 229910052802 copper Inorganic materials 0.000 description 2
- 230000006866 deterioration Effects 0.000 description 2
- 239000003365 glass fiber Substances 0.000 description 2
- 239000011810 insulating material Substances 0.000 description 2
- 229910052709 silver Inorganic materials 0.000 description 2
- 239000004332 silver Substances 0.000 description 2
- IJGRMHOSHXDMSA-UHFFFAOYSA-N Atomic nitrogen Chemical compound N#N IJGRMHOSHXDMSA-UHFFFAOYSA-N 0.000 description 1
- OKTJSMMVPCPJKN-UHFFFAOYSA-N Carbon Chemical compound [C] OKTJSMMVPCPJKN-UHFFFAOYSA-N 0.000 description 1
- 239000004696 Poly ether ether ketone Substances 0.000 description 1
- 239000004952 Polyamide Substances 0.000 description 1
- 239000004962 Polyamide-imide Substances 0.000 description 1
- 239000004695 Polyether sulfone Substances 0.000 description 1
- 239000004642 Polyimide Substances 0.000 description 1
- 239000004734 Polyphenylene sulfide Substances 0.000 description 1
- 229910052581 Si3N4 Inorganic materials 0.000 description 1
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 description 1
- PQIJHIWFHSVPMH-UHFFFAOYSA-N [Cu].[Ag].[Sn] Chemical compound [Cu].[Ag].[Sn] PQIJHIWFHSVPMH-UHFFFAOYSA-N 0.000 description 1
- 229910045601 alloy Inorganic materials 0.000 description 1
- 239000000956 alloy Substances 0.000 description 1
- JWVAUCBYEDDGAD-UHFFFAOYSA-N bismuth tin Chemical compound [Sn].[Bi] JWVAUCBYEDDGAD-UHFFFAOYSA-N 0.000 description 1
- 229910052799 carbon Inorganic materials 0.000 description 1
- PMHQVHHXPFUNSP-UHFFFAOYSA-M copper(1+);methylsulfanylmethane;bromide Chemical compound Br[Cu].CSC PMHQVHHXPFUNSP-UHFFFAOYSA-M 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 230000001747 exhibiting effect Effects 0.000 description 1
- 239000000945 filler Substances 0.000 description 1
- 230000017525 heat dissipation Effects 0.000 description 1
- 230000010354 integration Effects 0.000 description 1
- 229920002647 polyamide Polymers 0.000 description 1
- 229920002312 polyamide-imide Polymers 0.000 description 1
- 229920006393 polyether sulfone Polymers 0.000 description 1
- 229920002530 polyetherether ketone Polymers 0.000 description 1
- 229920001721 polyimide Polymers 0.000 description 1
- 229920000069 polyphenylene sulfide Polymers 0.000 description 1
- 229920001296 polysiloxane Polymers 0.000 description 1
- -1 polytetrafluoroethylene Polymers 0.000 description 1
- 229920001343 polytetrafluoroethylene Polymers 0.000 description 1
- 239000004810 polytetrafluoroethylene Substances 0.000 description 1
- 238000012545 processing Methods 0.000 description 1
- 230000001681 protective effect Effects 0.000 description 1
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 1
- 239000010935 stainless steel Substances 0.000 description 1
- 229910001220 stainless steel Inorganic materials 0.000 description 1
- 229910000969 tin-silver-copper Inorganic materials 0.000 description 1
- 239000010936 titanium Substances 0.000 description 1
- 229910052719 titanium Inorganic materials 0.000 description 1
- 238000012546 transfer Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/18—Printed circuits structurally associated with non-printed electric components
- H05K1/181—Printed circuits structurally associated with non-printed electric components associated with surface mounted components
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B23—MACHINE TOOLS; METAL-WORKING NOT OTHERWISE PROVIDED FOR
- B23K—SOLDERING OR UNSOLDERING; WELDING; CLADDING OR PLATING BY SOLDERING OR WELDING; CUTTING BY APPLYING HEAT LOCALLY, e.g. FLAME CUTTING; WORKING BY LASER BEAM
- B23K1/00—Soldering, e.g. brazing, or unsoldering
- B23K1/20—Preliminary treatment of work or areas to be soldered, e.g. in respect of a galvanic coating
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/02—Containers; Seals
- H01L23/04—Containers; Seals characterised by the shape of the container or parts, e.g. caps, walls
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49811—Additional leads joined to the metallisation on the insulating substrate, e.g. pins, bumps, wires, flat leads
- H01L23/49816—Spherical bumps on the substrate for external connection, e.g. ball grid arrays [BGA]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49838—Geometry or layout
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L24/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L24/80 - H01L24/90
- H01L24/92—Specific sequence of method steps
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/30—Assembling printed circuits with electric components, e.g. with resistor
- H05K3/303—Surface mounted components, e.g. affixing before soldering, aligning means, spacing means
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/30—Assembling printed circuits with electric components, e.g. with resistor
- H05K3/32—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
- H05K3/34—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by soldering
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/1012—Auxiliary members for bump connectors, e.g. spacers
- H01L2224/10122—Auxiliary members for bump connectors, e.g. spacers being formed on the semiconductor or solid-state body to be connected
- H01L2224/10135—Alignment aids
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/1012—Auxiliary members for bump connectors, e.g. spacers
- H01L2224/10152—Auxiliary members for bump connectors, e.g. spacers being formed on an item to be connected not being a semiconductor or solid-state body
- H01L2224/10165—Alignment aids
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
- H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/1605—Shape
- H01L2224/16057—Shape in side view
- H01L2224/16058—Shape in side view being non uniform along the bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/16227—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/17—Structure, shape, material or disposition of the bump connectors after the connecting process of a plurality of bump connectors
- H01L2224/171—Disposition
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29099—Material
- H01L2224/291—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29099—Material
- H01L2224/2919—Material with a principal constituent of the material being a polymer, e.g. polyester, phenolic based polymer, epoxy
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29099—Material
- H01L2224/29198—Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
- H01L2224/29199—Material of the matrix
- H01L2224/29294—Material of the matrix with a principal constituent of the material being a liquid not provided for in groups H01L2224/292 - H01L2224/29291
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29099—Material
- H01L2224/29198—Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
- H01L2224/29298—Fillers
- H01L2224/29299—Base material
- H01L2224/293—Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/29338—Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/29339—Silver [Ag] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32245—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73253—Bump and layer connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/74—Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies and for methods related thereto
- H01L2224/75—Apparatus for connecting with bump connectors or layer connectors
- H01L2224/7525—Means for applying energy, e.g. heating means
- H01L2224/75252—Means for applying energy, e.g. heating means in the upper part of the bonding apparatus, e.g. in the bonding head
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/74—Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies and for methods related thereto
- H01L2224/75—Apparatus for connecting with bump connectors or layer connectors
- H01L2224/757—Means for aligning
- H01L2224/75743—Suction holding means
- H01L2224/75745—Suction holding means in the upper part of the bonding apparatus, e.g. in the bonding head
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/81007—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector involving a permanent auxiliary member being left in the finished device, e.g. aids for holding or protecting the bump connector during or after the bonding process
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/8112—Aligning
- H01L2224/81136—Aligning involving guiding structures, e.g. spacers or supporting members
- H01L2224/81138—Aligning involving guiding structures, e.g. spacers or supporting members the guiding structures being at least partially left in the finished device
- H01L2224/81141—Guiding structures both on and outside the body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/8119—Arrangement of the bump connectors prior to mounting
- H01L2224/81191—Arrangement of the bump connectors prior to mounting wherein the bump connectors are disposed only on the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/818—Bonding techniques
- H01L2224/81801—Soldering or alloying
- H01L2224/81815—Reflow soldering
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/81905—Combinations of bonding methods provided for in at least two different groups from H01L2224/818 - H01L2224/81904
- H01L2224/81907—Intermediate bonding, i.e. intermediate bonding step for temporarily bonding the semiconductor or solid-state body, followed by at least a further bonding step
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/8319—Arrangement of the layer connectors prior to mounting
- H01L2224/83192—Arrangement of the layer connectors prior to mounting wherein the layer connectors are disposed only on another item or body to be connected to the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/838—Bonding techniques
- H01L2224/8385—Bonding techniques using a polymer adhesive, e.g. an adhesive based on silicone, epoxy, polyimide, polyester
- H01L2224/83855—Hardening the adhesive by curing, i.e. thermosetting
- H01L2224/83862—Heat curing
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/838—Bonding techniques
- H01L2224/8385—Bonding techniques using a polymer adhesive, e.g. an adhesive based on silicone, epoxy, polyimide, polyester
- H01L2224/8388—Hardening the adhesive by cooling, e.g. for thermoplastics or hot-melt adhesives
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
- H01L2224/92—Specific sequence of method steps
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
- H01L2224/92—Specific sequence of method steps
- H01L2224/922—Connecting different surfaces of the semiconductor or solid-state body with connectors of different types
- H01L2224/9221—Parallel connecting processes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
- H01L23/36—Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
- H01L23/367—Cooling facilitated by shape of device
- H01L23/3675—Cooling facilitated by shape of device characterised by the shape of the housing
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
- H01L23/40—Mountings or securing means for detachable cooling or heating arrangements ; fixed by friction, plugs or springs
- H01L23/4006—Mountings or securing means for detachable cooling or heating arrangements ; fixed by friction, plugs or springs with bolts or screws
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L24/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L24/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L24/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/74—Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies
- H01L24/75—Apparatus for connecting with bump connectors or layer connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/153—Connection portion
- H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
- H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/161—Cap
- H01L2924/1615—Shape
- H01L2924/16152—Cap comprising a cavity for hosting the device, e.g. U-shaped cap
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/0271—Arrangements for reducing stress or warp in rigid printed circuit boards, e.g. caused by loads, vibrations or differences in thermal expansion
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/06—Thermal details
- H05K2201/068—Thermal details wherein the coefficient of thermal expansion is important
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/20—Details of printed circuits not provided for in H05K2201/01 - H05K2201/10
- H05K2201/2036—Permanent spacer or stand-off in a printed circuit or printed circuit assembly
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/30—Assembling printed circuits with electric components, e.g. with resistor
- H05K3/303—Surface mounted components, e.g. affixing before soldering, aligning means, spacing means
- H05K3/305—Affixing by adhesive
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/30—Assembling printed circuits with electric components, e.g. with resistor
- H05K3/32—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
- H05K3/34—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by soldering
- H05K3/341—Surface mounted components
- H05K3/3431—Leadless components
- H05K3/3436—Leadless components having an array of bottom contacts, e.g. pad grid array or ball grid array components
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02P—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN THE PRODUCTION OR PROCESSING OF GOODS
- Y02P70/00—Climate change mitigation technologies in the production process for final industrial or consumer products
- Y02P70/50—Manufacturing or production processes characterised by the final manufactured product
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Geometry (AREA)
- Mechanical Engineering (AREA)
- Wire Bonding (AREA)
- Electric Connection Of Electric Components To Printed Circuits (AREA)
- Structures For Mounting Electric Components On Printed Circuit Boards (AREA)
Description
図1は電子装置の一例を示す図である。図1は電子装置の一例の要部断面模式図である。
ところで、このような電子装置100Aが搭載される電子機器の性能向上に伴い、半田バンプ130の小型化、パッケージ基板121の大型化、半導体装置120の重量増加等が進むと、半田接合時の半田バンプ130のつぶれ量が大きくなる。半田バンプ130のつぶれ量が大きくなると、半導体装置120と配線基板110のギャップH0が狭くなる。更に、半田バンプ130の接合面内でのギャップH0が、不均一になる場合もある。このように半田バンプ130のつぶれ量が大きくなって、ギャップH0が狭くなったり接合面内で不均一になったりすると、隣接する半田バンプ130同士が接触して短絡が発生してしまう場合がある。また、熱膨張率が異なるパッケージ基板121と配線基板110のギャップH0が狭くなると、半田バンプ130にかかるせん断応力が十分に緩和されず、耐疲労特性が劣化してしまう場合がある。
図2は電子装置の別例を示す図である。図2は電子装置の別例の要部断面模式図である。
まず、第1の実施の形態について説明する。
図3(A)及び図3(B)には、半田バンプを用いて接合する電子部品20及び電子部品10をそれぞれ例示している。図3(A)に示す電子部品20は、その表面(下面)20aに、半田バンプが接合される電極21を有している。ここでは一例として複数の電極21を図示している。図3(B)に示す電子部品10は、その表面(上面)10aに、半田バンプが接合される電極11を有している。ここでは一例として複数の電極11を図示している。電子部品20の電極21と、電子部品10の電極11とは、互いに対応する位置に設けられている。
尚、ここでは、一定角度で傾斜する傾斜面を内面23a及び外面13aとして有するスペーサ23及びスペーサ13を例示するが、一定角度に限らず、湾曲して傾斜する内面23a及び外面13aを有するスペーサ23及びスペーサ13を用いることもできる。また、内面23a及び外面13aのうち、一方が一定角度で傾斜する面であり、他方が湾曲して傾斜する面であるスペーサ23及びスペーサ13を用いることもできる。
図8は第1の実施の形態に係る電子装置の製造方法の一例を示す図である。図8(A)は電子部品の配置(仮搭載)工程の断面模式図、図8(B)は加熱(半田溶融)工程の断面模式図、図8(C)は冷却(半田凝固)工程の断面模式図である。
この冷却の際には、電子部品20が電子部品10の上方にせり上がった状態で、温度が半田バンプ30の融点以下になって、半田バンプ30が凝固する。それにより、図8(C)に示すように、電子部品20と電子部品10が、半田バンプ30により、所定のギャップ(接合高さ)Hで接合された状態になる。尚、半田バンプ30が凝固するまでの間には、電子部品20がその自重や半田バンプ30の体積収縮に応じた量だけ方向Dに降下する場合がある。
ここでは、電子部品として配線基板及び半導体装置を例に、これらを半田バンプで接合し、電子装置を得る方法について述べる。
図10は第2の実施の形態に係る電子装置の別例を示す図である。図10は第2の実施の形態に係る電子装置の別例の要部断面模式図である。
図11は第3の実施の形態に係る電子装置の製造方法の一例を示す図である。図11(A)は配線基板への半導体装置の配置(仮搭載)工程の断面模式図、図11(B)は加熱(半田溶融)工程の断面模式図、図11(C)は冷却(半田凝固)工程の断面模式図である。
接合部材54に半田材料を用いる場合には、その融点が、パッケージ基板51と配線基板40とを接合する半田バンプ60の融点よりも高く、パッケージ基板51と半導体チップ53とを接合する半田バンプ52の融点よりも低いものを用いることが好ましい。上記の図11(B)で述べたような加熱の際には、接合部材54の融点よりも高く、半田バンプ52の融点よりも低い温度で加熱を行う。これにより、半田バンプ60及び接合部材54が溶融する状態でパッケージ基板51がリッド55側にせり上がって接合部材54に接触する。上記の図11(C)で述べたような冷却の際には、まず接合部材54が凝固してパッケージ基板51上の半導体チップ53がリッド55に接合され、更に冷却が進むと半田バンプ60が凝固してパッケージ基板51(半導体装置50)が配線基板40に接合される。そして、配線基板40が半導体装置50に比べて大きく熱収縮することで、半導体装置50が配線基板40のスペーサ13から分離された状態になる。接合部材54に半田材料を用いた場合にも、上記同様、接続信頼性の高い電子装置を実現することができる。
上記第3の実施の形態では、電子装置1Cを製造する際、リッド55を支持部材80で支持して半導体チップ53の上方に配置するようにしたが、半導体チップ53の上方に配置するリッド55は、必ずしも支持部材80で支持することを要しない。ここでは、支持部材80を用いないで電子装置を製造する方法の一例を、第4の実施の形態として説明する。
次に、第5の実施の形態について説明する。
図13に示す電子装置1Eは、電子部品10と電子部品20の間に、スペーサ13及びスペーサ23とは別に、スタンドオフ部材2が設けられている点で、上記第1の実施の形態に係る電子装置1A(図8(C))と相違する。例えば、電子部品10に孔14を設け、その孔14に挿入される挿入部2aと、製造する電子装置1Eにおいて要求される電子部品10と電子部品20の間のギャップHに基づいて設定された高さのスタンドオフ部2bとを有するスタンドオフ部材2を用いる。
この第5の実施の形態で述べたようなスタンドオフ部材は、上記第2,第3,第4の実施の形態に係る電子装置1B,1C,1Dの配線基板40と半導体装置50(パッケージ基板51)の間に設けることもできる。
図14は第6の実施の形態に係る電子装置の製造方法の一例を示す図である。図14(A)は電子部品の配置(仮搭載)工程の断面模式図、図14(B)は加熱(半田溶融)工程の断面模式図、図14(C)は冷却(半田凝固)工程の断面模式図である。
〔実施例1〕
実施例1では、上記第2の実施の形態に係る方法(図9(A)〜図9(C))を用いて電子装置1Bを得る。実施例1では、図4(A)のような位置に、図5のような扇形の内面23aを有するスペーサ23を設けた半導体装置50と、図4(B)のような位置に、図5のような扇形の外面13aを有するスペーサ13を設けた配線基板40とを用い、これらを半田接合する。
実施例2では、実施例1と同様に、上記第2の実施の形態に係る方法(図9(A)〜図9(C))を用いて電子装置1Bを得る。実施例2では、図6(A)のような位置に、図7のような矩形の内面23aを有するスペーサ23を設けた半導体装置50と、図6(B)のような位置に、図7のような矩形の外面13aを有するスペーサ13を設けた配線基板40とを用い、これらを半田接合する。半田ペースト60a及び半田ボール60bの材料は、実施例1と同じくSn−Ag−Cu系半田である。
実施例3では、実施例1の半田ペースト60a及び半田ボール60bの材料を、Sn−Ag−Cu系半田からSn−Bi系半田に替えて、電子装置1Bを得る。
実施例4では、上記第3の実施の形態に係る方法(図11(A)〜図11(C))を用いて電子装置1Cを得る。実施例4では、図4(A)のような位置に、図5のような扇形の内面23aを有するスペーサ23を設けた半導体装置50と、図4(B)のような位置に、図5のような扇形の外面13aを有するスペーサ13を設けた配線基板40とを用い、これらを半田接合する。半田ペースト60a及び半田ボール60bの材料は、実施例1と同じくSn−Ag−Cu系半田である。リッド55の接合部材54には、硬化温度260℃の熱硬化性樹脂を用いる。
実施例5では、実施例3の接合部材54の材料を、熱硬化性樹脂から熱可塑性樹脂に替えて、電子装置1Cを得る。
実施例1のスペーサ23及びスペーサ13に替えて、半導体装置50と配線基板40のギャップHに相当する高さのスタンドオフ部142を有するスタンドオフ部材140(図2)を用い、半導体装置50と配線基板40を半田接合し、電子装置を得る。
(付記1) 第1電子部品と、
前記第1電子部品の第1表面上に設けられ、前記第1表面の斜め上方に面した外面を有する第1部材と、
前記第1表面の上方に設けられた第2電子部品と、
前記第2電子部品の、前記第1表面と対向する第2表面下に、前記第1部材に対応して設けられ、前記第2表面の斜め下方に面し前記外面と対向する内面を有する第2部材と、
前記第1表面と前記第2表面の間に設けられ、前記第1電子部品と前記第2電子部品とを電気的に接続する半田と
を含むことを特徴とする電子装置。
(付記3) 前記外面と前記内面は、傾斜面であることを特徴とする付記1又は2に記載の電子装置。
(付記5) 前記第1部材及び前記第2部材は、前記半田を囲むように設けられていることを特徴とする付記1乃至4のいずれかに記載の電子装置。
(付記7) 前記第1表面と前記第2表面の間に設けられたスペーサを更に含むことを特徴とする付記1乃至6のいずれかに記載の電子装置。
第2表面を有し、前記第2表面上に、前記第1部材に対応して、前記第2表面の斜め上方に面した内面を有する第2部材が設けられた第2電子部品を準備する工程と、
前記第1電子部品の上方に前記第2電子部品を、半田を介在させて前記第1表面と前記第2表面を対向させ、前記外面と前記内面を対向させて配置する工程と、
前記半田を溶融する工程と、
溶融後の前記半田を凝固する工程と
を含むことを特徴とする電子装置の製造方法。
(付記10) 前記半田を溶融する工程は、前記第2電子部品の熱膨張によって、前記内面が前記外面に接触し、前記第2電子部品が、前記第2部材を前記第1部材にガイドされて前記第1電子部品から離間する方向に移動する工程を含むことを特徴とする付記8又は9に記載の電子装置の製造方法。
前記半田を溶融する工程は、前記第2部材を前記第1部材にガイドされて前記第1電子部品から離間する方向に移動する前記第2電子部品を、前記接合部材を用いて前記第3部材に接合する工程を更に含むことを特徴とする付記10又は11に記載の電子装置の製造方法。
2,140 スタンドオフ部材
2a,141 挿入部
2b,142 スタンドオフ部
10,20 電子部品
10a,40a 上面
11,21,41,51b,110a,121a 電極
12,22,42,56 領域
13,13F,23,23G スペーサ
13a 外面
14,111 孔
20a,51a 下面
23a 内面
30,52,60,122,130 半田バンプ
40,110 配線基板
44,74 貫通孔
50,120 半導体装置
50a 半導体パッケージ
51,121 パッケージ基板
53,123 半導体チップ
54,71,124 接合部材
55,125 リッド
60a 半田ペースト
60b 半田ボール
70 ヒートシンク
70a フィン
72 バネ付きネジ
73 ベース
80 支持部材
81 空間
82 開口部
90 保持装置
Claims (8)
- 第1電子部品と、
前記第1電子部品の第1表面上に設けられ、前記第1表面の斜め上方に面した外面を有する第1部材と、
前記第1表面の上方に設けられた第2電子部品と、
前記第2電子部品の、前記第1表面と対向する第2表面下に、前記第1部材に対応して設けられ、前記第2表面の斜め下方に面し前記外面と対向する内面を有する第2部材と、
前記第1表面と前記第2表面の間に設けられ、前記第1電子部品と前記第2電子部品とを電気的に接続する半田と
を含み、
前記外面と前記内面とが離間していることを特徴とする電子装置。 - 前記第1電子部品の熱膨張率が、前記第2電子部品の熱膨張率よりも大きいことを特徴とする請求項1に記載の電子装置。
- 前記外面と前記内面は、傾斜面であることを特徴とする請求項1又は2に記載の電子装置。
- 前記外面と前記内面のうち、一方は傾斜面であり、他方は湾曲面であることを特徴とする請求項1又は2に記載の電子装置。
- 前記第1部材及び前記第2部材は、前記半田を囲むように設けられていることを特徴とする請求項1乃至4のいずれかに記載の電子装置。
- 第1表面を有し、前記第1表面上に、前記第1表面の斜め上方に面した外面を有する第1部材が設けられた第1電子部品の上方に、
第2表面を有し、前記第2表面上に、前記第1部材に対応して、前記第2表面の斜め上方に面した内面を有する第2部材が設けられた第2電子部品を、
半田を介在させて前記第1表面と前記第2表面を対向させ、前記外面と前記内面を対向させて配置する工程と、
前記半田を溶融する工程と、
溶融後の前記半田を凝固する工程と
を含み、
前記半田を溶融する工程は、前記第1電子部品の熱膨張によって、前記内面が前記外面に接触し、前記第2電子部品が、前記第2部材を前記第1部材にガイドされて前記第1電子部品から離間する方向に移動する工程を含むことを特徴とする電子装置の製造方法。 - 前記半田を凝固する工程は、前記第1電子部品の熱収縮によって、前記半田を溶融する工程で接触した前記内面と前記外面とが離間する工程を含むことを特徴とする請求項6に記載の電子装置の製造方法。
- 前記第1電子部品の上方に前記第2電子部品を配置する工程後、前記第2電子部品の上方に、前記第2電子部品と対向する部位に接合部材を設けた第3部材を配置する工程を更に含み、
前記半田を溶融する工程は、前記第2部材を前記第1部材にガイドされて前記第1電子部品から離間する方向に移動する前記第2電子部品を、前記接合部材を用いて前記第3部材に接合する工程を更に含むことを特徴とする請求項6又は7に記載の電子装置の製造方法。
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2013169476A JP6221499B2 (ja) | 2013-08-19 | 2013-08-19 | 電子装置及び電子装置の製造方法 |
US14/455,204 US9462693B2 (en) | 2013-08-19 | 2014-08-08 | Electronic device and method of manufacturing electronic device |
EP14180520.0A EP2840872B1 (en) | 2013-08-19 | 2014-08-11 | Electronic device and method of manufacturing electronic device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2013169476A JP6221499B2 (ja) | 2013-08-19 | 2013-08-19 | 電子装置及び電子装置の製造方法 |
Publications (2)
Publication Number | Publication Date |
---|---|
JP2015038927A JP2015038927A (ja) | 2015-02-26 |
JP6221499B2 true JP6221499B2 (ja) | 2017-11-01 |
Family
ID=51352405
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2013169476A Expired - Fee Related JP6221499B2 (ja) | 2013-08-19 | 2013-08-19 | 電子装置及び電子装置の製造方法 |
Country Status (3)
Country | Link |
---|---|
US (1) | US9462693B2 (ja) |
EP (1) | EP2840872B1 (ja) |
JP (1) | JP6221499B2 (ja) |
Families Citing this family (15)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP5796685B2 (ja) * | 2012-10-15 | 2015-10-21 | 千住金属工業株式会社 | 低温ソルダペーストのはんだ付け方法 |
US9773724B2 (en) | 2013-01-29 | 2017-09-26 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor devices, methods of manufacture thereof, and semiconductor device packages |
US9867295B2 (en) * | 2014-01-07 | 2018-01-09 | Dell Products L.P. | Ball grid array system |
JP6681716B2 (ja) * | 2016-01-13 | 2020-04-15 | セイコーインスツル株式会社 | 電子部品 |
US9736966B1 (en) * | 2016-02-10 | 2017-08-15 | International Business Machines Corporation | Heat sink with integrated threaded lid |
US10217718B1 (en) * | 2017-10-13 | 2019-02-26 | Denselight Semiconductors Pte. Ltd. | Method for wafer-level semiconductor die attachment |
JP7115032B2 (ja) * | 2018-05-24 | 2022-08-09 | 富士通株式会社 | 基板 |
KR20200095253A (ko) * | 2019-01-31 | 2020-08-10 | 에스케이하이닉스 주식회사 | 앵커(anchor) 구조물을 포함하는 반도체 패키지 |
DE102019129971A1 (de) * | 2019-11-06 | 2021-05-06 | Endress+Hauser SE+Co. KG | Verfahren zum Auflöten eines Bauelements auf eine Leiterplatte, Elektronikeinheit und Feldgerät der Automatisierungstechnik |
EP3828922A1 (en) | 2019-11-26 | 2021-06-02 | IMEC vzw | A method for bonding semiconductor components |
US11830746B2 (en) * | 2021-01-05 | 2023-11-28 | Taiwan Semiconductor Manufacturing Co., Ltd. | Semiconductor device and method of manufacture |
CN117242539A (zh) * | 2021-05-10 | 2023-12-15 | 株式会社村田制作所 | 半导体装置以及模块 |
US11812562B2 (en) * | 2021-08-30 | 2023-11-07 | International Business Machines Corporation | Creating a standoff for a low-profile component without adding a process step |
GB2623543A (en) * | 2022-10-19 | 2024-04-24 | Rolls Royce Deutschland Ltd & Co Kg | Method of managing heat dissipation for surface mounted devices |
WO2024202585A1 (ja) * | 2023-03-24 | 2024-10-03 | 富士電機株式会社 | 半導体装置 |
Family Cites Families (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS57146364U (ja) * | 1981-03-11 | 1982-09-14 | ||
DE4020048A1 (de) | 1990-06-23 | 1992-01-02 | Ant Nachrichtentech | Anordnung aus substrat und bauelement und verfahren zur herstellung |
CA2154409C (en) * | 1994-07-22 | 1999-12-14 | Yuzo Shimada | Connecting member and a connecting method using the same |
US5634268A (en) * | 1995-06-07 | 1997-06-03 | International Business Machines Corporation | Method for making direct chip attach circuit card |
JPH10256308A (ja) * | 1997-03-06 | 1998-09-25 | Oki Electric Ind Co Ltd | 半導体チップ実装構造及びその実装方法 |
JP2000332473A (ja) | 1999-05-17 | 2000-11-30 | Toshiba Corp | 電子機器 |
US7557452B1 (en) * | 2000-06-08 | 2009-07-07 | Micron Technology, Inc. | Reinforced, self-aligning conductive structures for semiconductor device components and methods for fabricating same |
JP2005093780A (ja) * | 2003-09-18 | 2005-04-07 | Toppan Printing Co Ltd | 半導体装置 |
JP4154397B2 (ja) | 2005-02-25 | 2008-09-24 | 富士通株式会社 | 電子装置及びスタンドオフ部材及び電子装置の製造方法 |
US7135771B1 (en) | 2005-06-23 | 2006-11-14 | Intel Corporation | Self alignment features for an electronic assembly |
US8487428B2 (en) | 2007-11-20 | 2013-07-16 | Fujitsu Limited | Method and system for providing a reliable semiconductor assembly |
US8624404B1 (en) * | 2012-06-25 | 2014-01-07 | Advanced Micro Devices, Inc. | Integrated circuit package having offset vias |
-
2013
- 2013-08-19 JP JP2013169476A patent/JP6221499B2/ja not_active Expired - Fee Related
-
2014
- 2014-08-08 US US14/455,204 patent/US9462693B2/en not_active Expired - Fee Related
- 2014-08-11 EP EP14180520.0A patent/EP2840872B1/en not_active Not-in-force
Also Published As
Publication number | Publication date |
---|---|
EP2840872B1 (en) | 2016-04-27 |
EP2840872A1 (en) | 2015-02-25 |
US9462693B2 (en) | 2016-10-04 |
US20150049450A1 (en) | 2015-02-19 |
JP2015038927A (ja) | 2015-02-26 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP6221499B2 (ja) | 電子装置及び電子装置の製造方法 | |
US6458623B1 (en) | Conductive adhesive interconnection with insulating polymer carrier | |
US7700407B2 (en) | Method of forming a bump-on-lead flip chip interconnection having higher escape routing density | |
JP4450113B2 (ja) | 半導体装置及びその製造方法 | |
JP5897584B2 (ja) | 半導体装置における鉛フリー構造 | |
US7118940B1 (en) | Method of fabricating an electronic package having underfill standoff | |
US20120292375A1 (en) | Method of joining a chip on a substrate | |
US20130335931A1 (en) | Surface mount interconnection system for modular circuit board and method | |
US7745258B2 (en) | Manufacturing method of semiconductor device | |
JP2018113414A (ja) | 半導体装置とその製造方法 | |
US6657313B1 (en) | Dielectric interposer for chip to substrate soldering | |
US20150144390A1 (en) | Wiring board and method for mounting semiconductor element on wiring board | |
US20160064320A1 (en) | Coupling of an interposer to a package substrate | |
JP2011171427A (ja) | 積層型半導体装置 | |
JP2015008254A (ja) | 回路基板、回路基板の製造方法、半導体装置の製造方法および実装基板の製造方法 | |
US8061022B2 (en) | Method for manufacturing hybrid printed circuit board | |
JP6866449B2 (ja) | インターポーザー、電子基板および電子基板の製造方法 | |
JP5458751B2 (ja) | 電子装置及びその製造方法 | |
JP4065264B2 (ja) | 中継基板付き基板及びその製造方法 | |
JP2007201303A (ja) | 半導体装置 | |
JP2003037210A (ja) | 半導体装置およびその製造方法 | |
WO2021059851A1 (ja) | 電子部品、電子部品の製造方法、実装構造体及び実装構造体の製造方法 | |
JP2005244163A (ja) | 中継基板付き基板及びその製造方法 | |
JP5589734B2 (ja) | 電子部品及びその製造方法 | |
KR20220152937A (ko) | 복합 배선 기판, 반도체 장치 및 복합 배선 기판 제조방법 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20160510 |
|
A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20170215 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20170221 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20170327 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20170905 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20170918 |
|
R150 | Certificate of patent or registration of utility model |
Ref document number: 6221499 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
LAPS | Cancellation because of no payment of annual fees |