JP6063047B2 - より効率的なクロッキングを提供するための高インピーダンス電圧源を用いたスイッチのインピーダンス制御 - Google Patents

より効率的なクロッキングを提供するための高インピーダンス電圧源を用いたスイッチのインピーダンス制御 Download PDF

Info

Publication number
JP6063047B2
JP6063047B2 JP2015530050A JP2015530050A JP6063047B2 JP 6063047 B2 JP6063047 B2 JP 6063047B2 JP 2015530050 A JP2015530050 A JP 2015530050A JP 2015530050 A JP2015530050 A JP 2015530050A JP 6063047 B2 JP6063047 B2 JP 6063047B2
Authority
JP
Japan
Prior art keywords
switch
voltage
gate
transistor
clock signal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
JP2015530050A
Other languages
English (en)
Japanese (ja)
Other versions
JP2015534670A5 (enExample
JP2015534670A (ja
Inventor
エス． サテ ヴィスヴェイシュ
エス． サテ ヴィスヴェイシュ
ディー． ナフチガー サミュエル
ディー． ナフチガー サミュエル
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Advanced Micro Devices Inc
Original Assignee
Advanced Micro Devices Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Advanced Micro Devices Inc filed Critical Advanced Micro Devices Inc
Publication of JP2015534670A publication Critical patent/JP2015534670A/ja
Publication of JP2015534670A5 publication Critical patent/JP2015534670A5/ja
Application granted granted Critical
Publication of JP6063047B2 publication Critical patent/JP6063047B2/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
    • G06F1/10—Distribution of clock signals, e.g. skew
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/04—Generating or distributing clock signals or signals derived directly therefrom

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Dc-Dc Converters (AREA)
  • Electronic Switches (AREA)
  • Power Sources (AREA)
  • Logic Circuits (AREA)
  • Nonlinear Science (AREA)
JP2015530050A 2012-08-31 2013-08-29 より効率的なクロッキングを提供するための高インピーダンス電圧源を用いたスイッチのインピーダンス制御 Active JP6063047B2 (ja)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US13/601,155 US8742817B2 (en) 2012-08-31 2012-08-31 Controlling impedance of a switch using high impedance voltage sources to provide more efficient clocking
US13/601,155 2012-08-31
PCT/US2013/057331 WO2014036288A1 (en) 2012-08-31 2013-08-29 Controlling impedance of a switch using high impedance voltage sources to provide more efficient clocking

Publications (3)

Publication Number Publication Date
JP2015534670A JP2015534670A (ja) 2015-12-03
JP2015534670A5 JP2015534670A5 (enExample) 2016-10-20
JP6063047B2 true JP6063047B2 (ja) 2017-01-18

Family

ID=49118840

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2015530050A Active JP6063047B2 (ja) 2012-08-31 2013-08-29 より効率的なクロッキングを提供するための高インピーダンス電圧源を用いたスイッチのインピーダンス制御

Country Status (7)

Country Link
US (1) US8742817B2 (enExample)
EP (1) EP2891025B1 (enExample)
JP (1) JP6063047B2 (enExample)
KR (1) KR102141675B1 (enExample)
CN (1) CN104541223B (enExample)
IN (1) IN2015DN02272A (enExample)
WO (1) WO2014036288A1 (enExample)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9429982B2 (en) 2014-09-27 2016-08-30 Qualcomm Incorporated Configurable last level clock driver for improved energy efficiency of a resonant clock
US10003337B1 (en) * 2017-05-17 2018-06-19 International Business Machines Corporation Resonant virtual supply booster for synchronous logic circuits and other circuits with use of on-chip integrated magnetic inductor

Family Cites Families (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
AU5382494A (en) 1994-01-18 1995-08-03 Premlex Pty. Ltd. A switching circuit
US6025738A (en) 1997-08-22 2000-02-15 International Business Machines Corporation Gain enhanced split drive buffer
US6088250A (en) 1998-05-29 2000-07-11 The Aerospace Corporation Power converters for multiple input power supplies
US6205571B1 (en) 1998-12-29 2001-03-20 International Business Machines Corporation X-Y grid tree tuning method
US6310499B1 (en) 2000-07-17 2001-10-30 Hewlett-Packard Company Methods and apparatus for adjusting the deadtime between non-overlapping clock signals
US7015765B2 (en) 2003-01-13 2006-03-21 The Trustees Of Columbia In The City Of New York Resonant clock distribution for very large scale integrated circuits
US7082580B2 (en) 2003-02-10 2006-07-25 Lsi Logic Corporation Energy recycling in clock distribution networks using on-chip inductors
TWI261158B (en) 2003-09-08 2006-09-01 Via Tech Inc Method and related apparatus for outputting clock through data path
US6882182B1 (en) 2003-09-23 2005-04-19 Xilinx, Inc. Tunable clock distribution system for reducing power dissipation
US7237217B2 (en) 2003-11-24 2007-06-26 International Business Machines Corporation Resonant tree driven clock distribution grid
US7516350B2 (en) 2004-09-09 2009-04-07 International Business Machines Corporation Dynamic frequency scaling sequence for multi-gigahertz microprocessors
JP2010511942A (ja) 2006-12-01 2010-04-15 ザ・リージェンツ・オブ・ザ・ユニバーシティ・オブ・ミシガン 共鳴クロックされたシステムのためのクロック分配ネットワークアーキテクチャ
US7973565B2 (en) 2007-05-23 2011-07-05 Cyclos Semiconductor, Inc. Resonant clock and interconnect architecture for digital devices with multiple clock networks
US7675121B2 (en) 2007-10-08 2010-03-09 International Business Machines Corporation SOI substrate contact with extended silicide area
US8080988B2 (en) * 2008-06-18 2011-12-20 Active-Semi, Inc. Switch driver with low impedance initial drive and higher impedance final drive
KR20120082450A (ko) 2009-10-12 2012-07-23 사이클로스 세미컨덕터, 인크. 종래의 모드에서 공진 클록 네트워크를 동작시키기 위한 아키텍처
US8719748B2 (en) 2011-06-29 2014-05-06 The Regents Of The University Of California Distributed resonant clock grid synthesis
US8576000B2 (en) 2011-08-25 2013-11-05 International Business Machines Corporation 3D chip stack skew reduction with resonant clock and inductive coupling

Also Published As

Publication number Publication date
KR20150052117A (ko) 2015-05-13
CN104541223A (zh) 2015-04-22
WO2014036288A1 (en) 2014-03-06
EP2891025A1 (en) 2015-07-08
CN104541223B (zh) 2017-10-10
US20140062563A1 (en) 2014-03-06
IN2015DN02272A (enExample) 2015-08-21
EP2891025B1 (en) 2019-06-19
JP2015534670A (ja) 2015-12-03
US8742817B2 (en) 2014-06-03
KR102141675B1 (ko) 2020-09-14

Similar Documents

Publication Publication Date Title
KR20120095393A (ko) 공진 클록 분배 네트워크에서의 주파수 스케일링된 동작을 위한 아키텍처
US8941432B2 (en) Transitioning between resonant clocking mode and conventional clocking mode
US10348300B2 (en) Multi-level adiabatic charging methods, devices and systems
JP4034781B2 (ja) 集積回路用のクロック・ジェネレータ
JP6063047B2 (ja) より効率的なクロッキングを提供するための高インピーダンス電圧源を用いたスイッチのインピーダンス制御
US8975936B2 (en) Constraining clock skew in a resonant clocked system
US9438233B1 (en) Low-power digital logic using a Boolean logic switched inductor-capacitor (SLC) circuit
ur Rahman et al. Quasi-resonant clocking: Continuous voltage-frequency scalable resonant clocking system for dynamic voltage-frequency scaling systems
Jeanniot et al. Synchronised 4-phase resonant power clock supply for energy efficient adiabatic logic
KR102219822B1 (ko) 전압 드룹의 제약에 의한 파워-게이트 섹션들의 크기조정
CN101911492B (zh) 利用时变电源对1-of-N NDL门进行电荷再循环
CN102224677B (zh) 电路的内部电荷转移
CN105048998A (zh) 冗余时钟转变容限锁存电路
KR102615562B1 (ko) 듀얼 패드 전압 레벨 시프터용 정적 및 간헐적인 동적 멀티-바이어스 코어
Hung et al. A survey of low-voltage low-power techniques and challenges for CMOS digital circuits
Mathiazhagan A dynamic logic gate without switching power
Sharma et al. Signal Stepping Based Multimode Multi-threshold CMOS Technique for Ground Bounce Noise Reduction in Static CMOS Adders
Singh et al. Design of 2: 1 Multiplexer using two phase drive adiabatic dynamic CMOS logic for low power applications
Henzler Power gating
García et al. CMOS design and analysis of low-voltage signaling methodology for energy efficient on-chip interconnects
Liu et al. High speed low swing dynamic circuits with multiple supply and threshold voltages
CN110622406A (zh) 为动态内部电源节点提供电源电压

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20160829

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20160829

A871 Explanation of circumstances concerning accelerated examination

Free format text: JAPANESE INTERMEDIATE CODE: A871

Effective date: 20160829

A975 Report on accelerated examination

Free format text: JAPANESE INTERMEDIATE CODE: A971005

Effective date: 20161005

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20161122

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20161215

R150 Certificate of patent or registration of utility model

Ref document number: 6063047

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250