JP2015534670A5 - - Google Patents

Download PDF

Info

Publication number
JP2015534670A5
JP2015534670A5 JP2015530050A JP2015530050A JP2015534670A5 JP 2015534670 A5 JP2015534670 A5 JP 2015534670A5 JP 2015530050 A JP2015530050 A JP 2015530050A JP 2015530050 A JP2015530050 A JP 2015530050A JP 2015534670 A5 JP2015534670 A5 JP 2015534670A5
Authority
JP
Japan
Prior art keywords
switch
voltage
gate
transistor
clock signal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2015530050A
Other languages
English (en)
Japanese (ja)
Other versions
JP2015534670A (ja
JP6063047B2 (ja
Filing date
Publication date
Priority claimed from US13/601,155 external-priority patent/US8742817B2/en
Application filed filed Critical
Publication of JP2015534670A publication Critical patent/JP2015534670A/ja
Publication of JP2015534670A5 publication Critical patent/JP2015534670A5/ja
Application granted granted Critical
Publication of JP6063047B2 publication Critical patent/JP6063047B2/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

JP2015530050A 2012-08-31 2013-08-29 より効率的なクロッキングを提供するための高インピーダンス電圧源を用いたスイッチのインピーダンス制御 Active JP6063047B2 (ja)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US13/601,155 US8742817B2 (en) 2012-08-31 2012-08-31 Controlling impedance of a switch using high impedance voltage sources to provide more efficient clocking
US13/601,155 2012-08-31
PCT/US2013/057331 WO2014036288A1 (en) 2012-08-31 2013-08-29 Controlling impedance of a switch using high impedance voltage sources to provide more efficient clocking

Publications (3)

Publication Number Publication Date
JP2015534670A JP2015534670A (ja) 2015-12-03
JP2015534670A5 true JP2015534670A5 (enExample) 2016-10-20
JP6063047B2 JP6063047B2 (ja) 2017-01-18

Family

ID=49118840

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2015530050A Active JP6063047B2 (ja) 2012-08-31 2013-08-29 より効率的なクロッキングを提供するための高インピーダンス電圧源を用いたスイッチのインピーダンス制御

Country Status (7)

Country Link
US (1) US8742817B2 (enExample)
EP (1) EP2891025B1 (enExample)
JP (1) JP6063047B2 (enExample)
KR (1) KR102141675B1 (enExample)
CN (1) CN104541223B (enExample)
IN (1) IN2015DN02272A (enExample)
WO (1) WO2014036288A1 (enExample)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9429982B2 (en) 2014-09-27 2016-08-30 Qualcomm Incorporated Configurable last level clock driver for improved energy efficiency of a resonant clock
US10003337B1 (en) * 2017-05-17 2018-06-19 International Business Machines Corporation Resonant virtual supply booster for synchronous logic circuits and other circuits with use of on-chip integrated magnetic inductor

Family Cites Families (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
AU5382494A (en) 1994-01-18 1995-08-03 Premlex Pty. Ltd. A switching circuit
US6025738A (en) 1997-08-22 2000-02-15 International Business Machines Corporation Gain enhanced split drive buffer
US6088250A (en) 1998-05-29 2000-07-11 The Aerospace Corporation Power converters for multiple input power supplies
US6205571B1 (en) 1998-12-29 2001-03-20 International Business Machines Corporation X-Y grid tree tuning method
US6310499B1 (en) 2000-07-17 2001-10-30 Hewlett-Packard Company Methods and apparatus for adjusting the deadtime between non-overlapping clock signals
US7015765B2 (en) 2003-01-13 2006-03-21 The Trustees Of Columbia In The City Of New York Resonant clock distribution for very large scale integrated circuits
US7082580B2 (en) 2003-02-10 2006-07-25 Lsi Logic Corporation Energy recycling in clock distribution networks using on-chip inductors
TWI261158B (en) 2003-09-08 2006-09-01 Via Tech Inc Method and related apparatus for outputting clock through data path
US6882182B1 (en) 2003-09-23 2005-04-19 Xilinx, Inc. Tunable clock distribution system for reducing power dissipation
US7237217B2 (en) 2003-11-24 2007-06-26 International Business Machines Corporation Resonant tree driven clock distribution grid
US7516350B2 (en) 2004-09-09 2009-04-07 International Business Machines Corporation Dynamic frequency scaling sequence for multi-gigahertz microprocessors
JP2010511942A (ja) 2006-12-01 2010-04-15 ザ・リージェンツ・オブ・ザ・ユニバーシティ・オブ・ミシガン 共鳴クロックされたシステムのためのクロック分配ネットワークアーキテクチャ
US7973565B2 (en) 2007-05-23 2011-07-05 Cyclos Semiconductor, Inc. Resonant clock and interconnect architecture for digital devices with multiple clock networks
US7675121B2 (en) 2007-10-08 2010-03-09 International Business Machines Corporation SOI substrate contact with extended silicide area
US8080988B2 (en) * 2008-06-18 2011-12-20 Active-Semi, Inc. Switch driver with low impedance initial drive and higher impedance final drive
KR20120082450A (ko) 2009-10-12 2012-07-23 사이클로스 세미컨덕터, 인크. 종래의 모드에서 공진 클록 네트워크를 동작시키기 위한 아키텍처
US8719748B2 (en) 2011-06-29 2014-05-06 The Regents Of The University Of California Distributed resonant clock grid synthesis
US8576000B2 (en) 2011-08-25 2013-11-05 International Business Machines Corporation 3D chip stack skew reduction with resonant clock and inductive coupling

Similar Documents

Publication Publication Date Title
JP2014180213A5 (enExample)
JP2009175716A5 (enExample)
JP2011050007A5 (enExample)
JP2014064453A5 (ja) 半導体装置及び電子機器
JP2012147655A5 (enExample)
JP2017076789A5 (enExample)
JP2011514581A5 (enExample)
TW200710806A (en) Light-emitting device, circuit for driving the same, and electronic apparatus
JP2017521963A5 (enExample)
JP2016518785A5 (enExample)
CN104142702A (zh) 输出电路以及电压信号输出方法
JP2016513914A5 (enExample)
WO2015023985A3 (en) Excitation circuit for providing a periodic bidirectional excitation current waveform
JP2010004025A5 (enExample)
JP2018152318A5 (enExample)
CN107070444A (zh) 具有细粒度功率门控的非易失性铁电逻辑
JP2015534670A5 (enExample)
JP2012075092A5 (enExample)
JP2016501502A5 (enExample)
ATE554632T1 (de) Steuerungsverfahren für eine induktionsvorrichtung und induktionsvorrichtung
JP2016535487A5 (enExample)
KR101746634B1 (ko) 시프트 레지스터 유닛, 시프트 레지스터, 게이트 구동 회로 및 디스플레이 장치
JP2015035466A5 (ja) 入力保護回路、電子デバイス、リアルタイムクロックモジュール、電子機器及び移動体
JP2014075785A5 (enExample)
JP2014099856A5 (enExample)