JP6057096B2 - モノリシック集積半導体構造および前記半導体構造の製造方法 - Google Patents

モノリシック集積半導体構造および前記半導体構造の製造方法 Download PDF

Info

Publication number
JP6057096B2
JP6057096B2 JP2014519416A JP2014519416A JP6057096B2 JP 6057096 B2 JP6057096 B2 JP 6057096B2 JP 2014519416 A JP2014519416 A JP 2014519416A JP 2014519416 A JP2014519416 A JP 2014519416A JP 6057096 B2 JP6057096 B2 JP 6057096B2
Authority
JP
Japan
Prior art keywords
layer
semiconductor structure
layers
structure according
partial
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
JP2014519416A
Other languages
English (en)
Japanese (ja)
Other versions
JP2014526145A (ja
Inventor
クナート,ベルナデッテ
Original Assignee
エヌアーエスペー スリー/ヴィー ゲーエムベーハー
エヌアーエスペー スリー/ヴィー ゲーエムベーハー
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by エヌアーエスペー スリー/ヴィー ゲーエムベーハー, エヌアーエスペー スリー/ヴィー ゲーエムベーハー filed Critical エヌアーエスペー スリー/ヴィー ゲーエムベーハー
Publication of JP2014526145A publication Critical patent/JP2014526145A/ja
Application granted granted Critical
Publication of JP6057096B2 publication Critical patent/JP6057096B2/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02436Intermediate layers between substrates and deposited layers
    • H01L21/02494Structure
    • H01L21/02496Layer structure
    • H01L21/02505Layer structure consisting of more than two layers
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/12Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/20Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only AIIIBV compounds
    • H01L29/201Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only AIIIBV compounds including two or more compounds, e.g. alloys
    • H01L29/205Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only AIIIBV compounds including two or more compounds, e.g. alloys in different semiconductor regions, e.g. heterojunctions
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02367Substrates
    • H01L21/0237Materials
    • H01L21/02373Group 14 semiconducting materials
    • H01L21/02381Silicon, silicon germanium, germanium
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02436Intermediate layers between substrates and deposited layers
    • H01L21/02439Materials
    • H01L21/02455Group 13/15 materials
    • H01L21/02458Nitrides
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02436Intermediate layers between substrates and deposited layers
    • H01L21/02439Materials
    • H01L21/02455Group 13/15 materials
    • H01L21/02461Phosphides
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02436Intermediate layers between substrates and deposited layers
    • H01L21/02439Materials
    • H01L21/02455Group 13/15 materials
    • H01L21/02463Arsenides
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02436Intermediate layers between substrates and deposited layers
    • H01L21/02439Materials
    • H01L21/02455Group 13/15 materials
    • H01L21/02466Antimonides
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02518Deposited layers
    • H01L21/02521Materials
    • H01L21/02538Group 13/15 materials
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02612Formation types
    • H01L21/02617Deposition types
    • H01L21/0262Reduction or decomposition of gaseous compounds, e.g. CVD

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Manufacturing & Machinery (AREA)
  • Chemical & Material Sciences (AREA)
  • Materials Engineering (AREA)
  • Ceramic Engineering (AREA)
  • Recrystallisation Techniques (AREA)
  • Junction Field-Effect Transistors (AREA)
  • Chemical Vapour Deposition (AREA)
JP2014519416A 2011-07-12 2012-04-25 モノリシック集積半導体構造および前記半導体構造の製造方法 Active JP6057096B2 (ja)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
DE102011107657.7 2011-07-12
DE102011107657A DE102011107657A1 (de) 2011-07-12 2011-07-12 Monolithische integrierte Halbleiterstruktur
PCT/DE2012/000589 WO2013007229A1 (de) 2011-07-12 2012-04-25 Monolithische integrierte halbleiterstruktur

Publications (2)

Publication Number Publication Date
JP2014526145A JP2014526145A (ja) 2014-10-02
JP6057096B2 true JP6057096B2 (ja) 2017-01-11

Family

ID=46598332

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2014519416A Active JP6057096B2 (ja) 2011-07-12 2012-04-25 モノリシック集積半導体構造および前記半導体構造の製造方法

Country Status (11)

Country Link
US (2) US9196481B2 (zh)
EP (2) EP3893267A3 (zh)
JP (1) JP6057096B2 (zh)
KR (2) KR101970841B1 (zh)
CN (2) CN103828020B (zh)
CA (2) CA2840897C (zh)
DE (1) DE102011107657A1 (zh)
HK (1) HK1258998A1 (zh)
SG (1) SG10201509068WA (zh)
TW (1) TWI570774B (zh)
WO (1) WO2013007229A1 (zh)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE102011107657A1 (de) * 2011-07-12 2013-01-17 Nasp Iii/V Gmbh Monolithische integrierte Halbleiterstruktur
US10388223B2 (en) * 2016-06-30 2019-08-20 Apple Inc. System and method for voltage and current sensing for compensation in an electronic display via analog front end
KR20180050174A (ko) * 2016-11-04 2018-05-14 삼성전자주식회사 전자 장치 및 그 제어 방법
CN112154535B (zh) * 2018-05-24 2024-04-30 三菱电机株式会社 Iii-v族化合物半导体装置的制造方法

Family Cites Families (27)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CA1292550C (en) 1985-09-03 1991-11-26 Masayoshi Umeno Epitaxial gallium arsenide semiconductor wafer and method of producing the same
JPH01100976A (ja) * 1987-10-14 1989-04-19 Daido Steel Co Ltd 半導体素子の製造方法
JPH0654761B2 (ja) * 1987-10-16 1994-07-20 大同特殊鋼株式会社 半導体装置
JPH02170413A (ja) * 1988-12-22 1990-07-02 Fujitsu Ltd 化合物半導体装置
JPH02239614A (ja) * 1989-03-13 1990-09-21 Fujitsu Ltd ヘテロ・エピタキシャル成長法
JPH03145787A (ja) * 1989-10-31 1991-06-20 Furukawa Electric Co Ltd:The 半導体レーザ素子
WO1994010707A1 (de) * 1992-11-05 1994-05-11 Siemens Aktiengesellschaft Hochabsorbierende solarzelle und verfahren zur herstellung
US6188090B1 (en) * 1995-08-31 2001-02-13 Fujitsu Limited Semiconductor device having a heteroepitaxial substrate
JP3169057B2 (ja) * 1996-07-15 2001-05-21 日本電気株式会社 化合物半導体層の成長方法
US6017829A (en) 1997-04-01 2000-01-25 Micron Technology, Inc. Implanted conductor and methods of making
JP3557571B2 (ja) * 2001-08-01 2004-08-25 昭和電工株式会社 発光素子用積層構造体、発光素子、ランプ及び光源
US6835962B2 (en) * 2001-08-01 2004-12-28 Showa Denko Kabushiki Kaisha Stacked layer structure, light-emitting device, lamp, and light source unit
TW577183B (en) * 2002-12-13 2004-02-21 Vtera Technology Inc High lattice matched light emitting device
DE502004011374D1 (de) 2003-11-25 2010-08-19 Univ Marburg Philipps Verfahren zur Herstellung von Halbleiterschichtenfolgen für optisch gepumpte Halbleitervorrichtungen
US7384829B2 (en) * 2004-07-23 2008-06-10 International Business Machines Corporation Patterned strained semiconductor substrate and device
DE102005004582A1 (de) * 2005-01-26 2006-07-27 Philipps-Universität Marburg III/V-Halbleiter
KR101320836B1 (ko) * 2005-01-26 2013-10-22 필립스-유니버시태트 마르부르크 Ⅲ/ⅴ 반도체
EP2595177A3 (en) * 2005-05-17 2013-07-17 Taiwan Semiconductor Manufacturing Company, Ltd. Lattice-mismatched semiconductor structures with reduced dislocation defect densities related methods for device fabrication
US8435879B2 (en) * 2005-12-12 2013-05-07 Kyma Technologies, Inc. Method for making group III nitride articles
US7851780B2 (en) * 2006-08-02 2010-12-14 Intel Corporation Semiconductor buffer architecture for III-V devices on silicon substrates
US7573059B2 (en) * 2006-08-02 2009-08-11 Intel Corporation Dislocation-free InSb quantum well structure on Si using novel buffer architecture
CN101192517A (zh) * 2006-12-01 2008-06-04 中国科学院半导体研究所 砷化镓衬底上的多层变形缓冲层的制作方法
EP1933384B1 (en) * 2006-12-15 2013-02-13 Soitec Semiconductor heterostructure
US20100116329A1 (en) * 2008-06-09 2010-05-13 Fitzgerald Eugene A Methods of forming high-efficiency solar cell structures
CN101388337A (zh) * 2008-10-28 2009-03-18 厦门乾照光电有限公司 一种生长高质量具有双缓冲层的单晶氮化铟薄膜的方法
DE102008059044B4 (de) * 2008-11-26 2013-08-22 Siltronic Ag Verfahren zum Polieren einer Halbleiterscheibe mit einer verspannt-relaxierten Si1-xGex-Schicht
DE102011107657A1 (de) * 2011-07-12 2013-01-17 Nasp Iii/V Gmbh Monolithische integrierte Halbleiterstruktur

Also Published As

Publication number Publication date
EP2732459A1 (de) 2014-05-21
TWI570774B (zh) 2017-02-11
US20160133709A1 (en) 2016-05-12
KR101970841B1 (ko) 2019-04-19
KR20140045425A (ko) 2014-04-16
CN108346556A (zh) 2018-07-31
CA3040529A1 (en) 2013-01-17
WO2013007229A1 (de) 2013-01-17
EP3893267A3 (de) 2021-12-15
US9196481B2 (en) 2015-11-24
HK1258998A1 (zh) 2019-11-22
KR102107346B1 (ko) 2020-05-07
CN103828020B (zh) 2018-01-26
US20130015503A1 (en) 2013-01-17
SG10201509068WA (en) 2015-12-30
KR20190040359A (ko) 2019-04-17
CA3040529C (en) 2021-05-25
EP3893267A2 (de) 2021-10-13
CA2840897C (en) 2019-06-11
CN103828020A (zh) 2014-05-28
TW201303968A (zh) 2013-01-16
WO2013007229A9 (de) 2013-03-07
JP2014526145A (ja) 2014-10-02
US9865689B2 (en) 2018-01-09
DE102011107657A1 (de) 2013-01-17
CA2840897A1 (en) 2013-01-17

Similar Documents

Publication Publication Date Title
KR102544300B1 (ko) 실리콘 게르마늄 주석 필름들을 형성하는 방법들 및 필름들을 포함하는 구조체들 및 디바이스들
US10388509B2 (en) Formation of epitaxial layers via dislocation filtering
US9793115B2 (en) Structures and devices including germanium-tin films and methods of forming same
US9595438B2 (en) Method for producing a III/V Si template
US9865689B2 (en) Monolithic integrated semiconductor structure
TWI714564B (zh) 高度不匹配之iii-v cmos通道材料於矽基板上的mocvd生長
JPH0547665A (ja) 気相成長方法
JP5954677B2 (ja) III/VSiテンプレートの製造方法およびIII/V半導体ベースの半導体部品をモノリシック集積化する方法
CN103325677A (zh) 含有SiNx插入层的极性c面GaN基的半导体器件的制备方法
KR102098209B1 (ko) 에피택셜 웨이퍼 및 그 제조 방법
JPH0582964B2 (zh)

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20150114

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20150324

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20150731

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20151006

A601 Written request for extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A601

Effective date: 20160105

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20160406

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20160927

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20160929

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20161025

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20161122

R150 Certificate of patent or registration of utility model

Ref document number: 6057096

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250