JP5980786B2 - パイプライン連続時間シグマ−デルタ変調器 - Google Patents

パイプライン連続時間シグマ−デルタ変調器 Download PDF

Info

Publication number
JP5980786B2
JP5980786B2 JP2013532952A JP2013532952A JP5980786B2 JP 5980786 B2 JP5980786 B2 JP 5980786B2 JP 2013532952 A JP2013532952 A JP 2013532952A JP 2013532952 A JP2013532952 A JP 2013532952A JP 5980786 B2 JP5980786 B2 JP 5980786B2
Authority
JP
Japan
Prior art keywords
coupled
sdm
gain
dac
amplifier
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
JP2013532952A
Other languages
English (en)
Japanese (ja)
Other versions
JP2013539331A5 (enExample
JP2013539331A (ja
Inventor
エス ハルーン バヘル
エス ハルーン バヘル
スリニヴァサン ヴェンカテシュ
スリニヴァサン ヴェンカテシュ
サターザデー パトリック
サターザデー パトリック
コルシ マルコ
コルシ マルコ
Original Assignee
日本テキサス・インスツルメンツ株式会社
テキサス インスツルメンツ インコーポレイテッド
テキサス インスツルメンツ インコーポレイテッド
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 日本テキサス・インスツルメンツ株式会社, テキサス インスツルメンツ インコーポレイテッド, テキサス インスツルメンツ インコーポレイテッド filed Critical 日本テキサス・インスツルメンツ株式会社
Publication of JP2013539331A publication Critical patent/JP2013539331A/ja
Publication of JP2013539331A5 publication Critical patent/JP2013539331A5/ja
Application granted granted Critical
Publication of JP5980786B2 publication Critical patent/JP5980786B2/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M3/00—Conversion of analogue values to or from differential modulation
    • H03M3/30—Delta-sigma modulation
    • H03M3/322—Continuously compensating for, or preventing, undesired influence of physical parameters
    • H03M3/324—Continuously compensating for, or preventing, undesired influence of physical parameters characterised by means or methods for compensating or preventing more than one type of error at a time, e.g. by synchronisation or using a ratiometric arrangement
    • H03M3/344—Continuously compensating for, or preventing, undesired influence of physical parameters characterised by means or methods for compensating or preventing more than one type of error at a time, e.g. by synchronisation or using a ratiometric arrangement by filtering other than the noise-shaping inherent to delta-sigma modulators, e.g. anti-aliasing
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M3/00—Conversion of analogue values to or from differential modulation
    • H03M3/30—Delta-sigma modulation
    • H03M3/458—Analogue/digital converters using delta-sigma modulation as an intermediate step

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Compression, Expansion, Code Conversion, And Decoders (AREA)
JP2013532952A 2010-10-06 2011-10-06 パイプライン連続時間シグマ−デルタ変調器 Active JP5980786B2 (ja)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US12/899,205 2010-10-06
US12/899,205 US8284085B2 (en) 2010-10-06 2010-10-06 Pipelined continuous-time sigma delta modulator
PCT/US2011/055147 WO2012048140A2 (en) 2010-10-06 2011-10-06 Pipelined continuous-time sigma delta modulator

Publications (3)

Publication Number Publication Date
JP2013539331A JP2013539331A (ja) 2013-10-17
JP2013539331A5 JP2013539331A5 (enExample) 2014-11-13
JP5980786B2 true JP5980786B2 (ja) 2016-08-31

Family

ID=45924710

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2013532952A Active JP5980786B2 (ja) 2010-10-06 2011-10-06 パイプライン連続時間シグマ−デルタ変調器

Country Status (4)

Country Link
US (2) US8284085B2 (enExample)
JP (1) JP5980786B2 (enExample)
CN (1) CN103222195B (enExample)
WO (1) WO2012048140A2 (enExample)

Families Citing this family (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20080207136A1 (en) * 2007-02-20 2008-08-28 Haiyun Tang High Dynamic Range Tranceiver for Cognitive Radio
US8284085B2 (en) 2010-10-06 2012-10-09 Texas Instruments Incorporated Pipelined continuous-time sigma delta modulator
US8896475B2 (en) * 2013-03-15 2014-11-25 Analog Devices Technology Continuous-time oversampling pipeline analog-to-digital converter
US9312840B2 (en) 2014-02-28 2016-04-12 Analog Devices Global LC lattice delay line for high-speed ADC applications
US9614510B2 (en) 2015-03-13 2017-04-04 Texas Instruments Incorporated Input path matching in pipelined continuous-time analog-to-digital converters
CN107810604B (zh) * 2015-04-01 2021-04-16 Tdk株式会社 西格玛-德尔塔调制器装置、用于校准连续时间西格玛-德尔塔调制器的方法以及控制装置
US9762221B2 (en) 2015-06-16 2017-09-12 Analog Devices Global RC lattice delay
CN108141222B (zh) * 2015-10-09 2021-08-06 Tdk株式会社 用于麦克风的电子电路和麦克风
CN108882981B (zh) 2016-01-29 2021-08-10 内奥瓦斯克迪亚拉公司 用于防止流出阻塞的假体瓣膜
KR102096294B1 (ko) * 2017-06-15 2020-04-03 선전 구딕스 테크놀로지 컴퍼니, 리미티드 노이즈 셰이핑 회로 및 시그마-델타 디지털-아날로그 컨버터
US10171102B1 (en) 2018-01-09 2019-01-01 Analog Devices Global Unlimited Company Oversampled continuous-time pipeline ADC with voltage-mode summation
US10659090B2 (en) * 2018-06-22 2020-05-19 Rosemount Inc. Analog circuit time constant compensation method for a digital transmitter using an analog output
CN113924065B (zh) 2019-04-10 2026-01-30 内奥瓦斯克迪亚拉公司 具有自然血流的假体瓣膜
US10931299B1 (en) 2020-03-31 2021-02-23 Taiwan Semiconductor Manufacturing Company, Ltd. Analog to digital converter with VCO-based and pipelined quantizers
US11821731B2 (en) * 2020-08-19 2023-11-21 Invensense, Inc. Minimizing a delay of a capacitance-to-voltage converter of a gyroscope by including such converter within a bandpass sigma-delta analog-to-digital converter of the gyroscope
US11133814B1 (en) 2020-12-03 2021-09-28 Analog Devices International Unlimited Company Continuous-time residue generation analog-to-digital converter arrangements with programmable analog delay
US11616512B1 (en) * 2022-02-16 2023-03-28 National Cheng Kung University Series-connected delta-sigma modulator
US11962317B2 (en) * 2022-05-31 2024-04-16 Qualcomm Incorporated Noise shaping in multi-stage analog-to-digital converters

Family Cites Families (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4901077A (en) * 1988-04-18 1990-02-13 Thomson Consumer Electronics, Inc. Sigma-delta modulator for D-to-A converter
US5153593A (en) * 1990-04-26 1992-10-06 Hughes Aircraft Company Multi-stage sigma-delta analog-to-digital converter
US5729230A (en) 1996-01-17 1998-03-17 Hughes Aircraft Company Delta-Sigma Δ-Σ modulator having a dynamically tunable continuous time Gm-C architecture
WO2000008765A2 (en) 1998-08-06 2000-02-17 Steensgaard Madsen Jesper Delta-sigma a/d converter
WO2000069078A1 (de) * 1999-05-05 2000-11-16 Infineon Technologies Ag Sigma-delta-analog/digital-wandleranordnung
EP1397772B1 (en) * 2001-06-15 2006-11-02 Analog Devices, Incorporated A variable modulus interpolator, and a variable frequency synthesiser incorporating the variable modulus interpolator
JP2003224478A (ja) * 2002-01-30 2003-08-08 Ando Electric Co Ltd 変調回路及び位相同期ループ回路
US6707855B2 (en) 2002-06-20 2004-03-16 Nokia Corporation Digital delta sigma modulator in a fractional-N frequency synthesizer
US6970118B2 (en) 2002-08-14 2005-11-29 National Instruments Corporation High-speed high-resolution ADC for precision measurements
US6788232B1 (en) 2003-01-14 2004-09-07 Berkana Wireless, Inc. Sigma delta modulator
US7348906B2 (en) * 2004-09-10 2008-03-25 Analog Devices, Inc. INL curve correction in a pipeline ADC
US7557742B2 (en) * 2006-12-20 2009-07-07 Custom One Design, Inc. Pipelined/cyclic architectures for analog-digital signal conversion
US7460046B2 (en) 2006-12-22 2008-12-02 Infineon Technologies Ag Sigma-delta modulators
US7486214B1 (en) 2007-09-04 2009-02-03 Infineon Technologies Ag Tuning methods for loop-filters of continuous-time sigma-delta modulators
JP2009296334A (ja) * 2008-06-05 2009-12-17 Fuji Electric Systems Co Ltd Δς変調方式のａ／ｄ変換器及びこれを用いた制御装置
US8212699B1 (en) * 2008-09-16 2012-07-03 Semtech Corporation System and method for extending the overload range of a sigma delta ADC system by providing over-range quantization levels
US7973689B2 (en) * 2008-09-16 2011-07-05 Semtech Corporation Bandpass multi-bit sigma-delta analog to digital conversion
US8284085B2 (en) 2010-10-06 2012-10-09 Texas Instruments Incorporated Pipelined continuous-time sigma delta modulator
US8421660B1 (en) * 2011-11-25 2013-04-16 Hong Kong Applied Science & Technology Research Institute Company., Ltd. Configurable cascading sigma delta analog-to digital converter (ADC) for adjusting power and performance

Also Published As

Publication number Publication date
CN103222195B (zh) 2016-05-25
US20120326906A1 (en) 2012-12-27
US8284085B2 (en) 2012-10-09
WO2012048140A2 (en) 2012-04-12
US20120086589A1 (en) 2012-04-12
JP2013539331A (ja) 2013-10-17
WO2012048140A3 (en) 2012-06-07
US8970411B2 (en) 2015-03-03
CN103222195A (zh) 2013-07-24

Similar Documents

Publication Publication Date Title
JP5980786B2 (ja) パイプライン連続時間シグマ−デルタ変調器
US9413382B2 (en) Method for calibrating a pipelined continuous-time sigma delta modulator
US8581764B2 (en) Delta-sigma modulator and signal processing system
CN104054269B (zh) 用于校准流水线模数转换器的方法和装置
US7482865B2 (en) Systems and methods for correcting errors resulting from component mismatch in a feedback path
US9461660B2 (en) Digitally-corrected analog-to-digital converters
US6985098B2 (en) Analog front end circuit and method of compensating for DC offset in the analog front end circuit
JPH09500250A (ja) 利得制御回路を校正する方法および装置
US20080150776A1 (en) Sigma-delta modulators
CN105519133A (zh) 用于mems电容式换能器的信号处理
US20160269045A1 (en) Input Path Matching in Pipelined Continuous-Time Analog-to-Digital Converters
CN102811061A (zh) 模数转换设备以及信号处理系统
CN101809863A (zh) 自动共模抑制校准
US20080291064A1 (en) Estimation of Timing Errors in a Time-Interleaved Analog to Digital Converter System
JPH03177113A (ja) ディジタル―アナログ変換器
US9077373B1 (en) Analog-to-digital conversion apparatus
US5646569A (en) Method and apparatus for AC coupling
CN109889203B (zh) 半导体器件及其操作方法
US11444635B2 (en) Delta sigma modulator
US9154149B2 (en) A/D converter input stage providing high linearity and gain matching between multiple channels
US7436255B2 (en) Power supply feed forward analog input filter component mismatch correction
CN114600375A (zh) 具有gmC-VDAC的Σ-Δ模/数转换器
Singh et al. A 14 bit dual channel incremental continuous-time delta sigma modulator for multiplexed data acquisition
TWI426716B (zh) 在超取樣類比至數位轉換器中之範圍壓縮
US7965210B2 (en) Control closed-loop device and sigma-delta modulator

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A821

Effective date: 20130408

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20140919

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20140919

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20160217

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20160223

A601 Written request for extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A601

Effective date: 20160523

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20160608

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20160706

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20160726

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20160727

R150 Certificate of patent or registration of utility model

Ref document number: 5980786

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

S111 Request for change of ownership or part of ownership

Free format text: JAPANESE INTERMEDIATE CODE: R313117

S533 Written request for registration of change of name

Free format text: JAPANESE INTERMEDIATE CODE: R313533

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350

R360 Written notification for declining of transfer of rights

Free format text: JAPANESE INTERMEDIATE CODE: R360

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250