CN109690955A - 噪声整形电路与三角积分数模转换器 - Google Patents
噪声整形电路与三角积分数模转换器 Download PDFInfo
- Publication number
- CN109690955A CN109690955A CN201780000513.4A CN201780000513A CN109690955A CN 109690955 A CN109690955 A CN 109690955A CN 201780000513 A CN201780000513 A CN 201780000513A CN 109690955 A CN109690955 A CN 109690955A
- Authority
- CN
- China
- Prior art keywords
- filter
- shaping circuit
- output signal
- noise shaping
- noise
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000007493 shaping process Methods 0.000 title claims abstract description 86
- 239000003990 capacitor Substances 0.000 claims description 8
- 238000001228 spectrum Methods 0.000 description 21
- 238000010586 diagram Methods 0.000 description 10
- 101100067427 Saccharomyces cerevisiae (strain ATCC 204508 / S288c) FUS3 gene Proteins 0.000 description 5
- 102100036464 Activated RNA polymerase II transcriptional coactivator p15 Human genes 0.000 description 4
- 101000713904 Homo sapiens Activated RNA polymerase II transcriptional coactivator p15 Proteins 0.000 description 4
- 229910004444 SUB1 Inorganic materials 0.000 description 4
- 101100015484 Saccharomyces cerevisiae (strain ATCC 204508 / S288c) GPA1 gene Proteins 0.000 description 3
- 238000001914 filtration Methods 0.000 description 2
- 230000003278 mimic effect Effects 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 238000005070 sampling Methods 0.000 description 2
- 238000006243 chemical reaction Methods 0.000 description 1
- 230000007423 decrease Effects 0.000 description 1
- 230000006698 induction Effects 0.000 description 1
- 238000000034 method Methods 0.000 description 1
- 238000004088 simulation Methods 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M1/00—Analogue/digital conversion; Digital/analogue conversion
- H03M1/06—Continuously compensating for, or preventing, undesired influence of physical parameters
- H03M1/08—Continuously compensating for, or preventing, undesired influence of physical parameters of noise
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M3/00—Conversion of analogue values to or from differential modulation
- H03M3/30—Delta-sigma modulation
- H03M3/50—Digital/analogue converters using delta-sigma modulation as an intermediate step
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M3/00—Conversion of analogue values to or from differential modulation
- H03M3/30—Delta-sigma modulation
- H03M3/322—Continuously compensating for, or preventing, undesired influence of physical parameters
- H03M3/368—Continuously compensating for, or preventing, undesired influence of physical parameters of noise other than the quantisation noise already being shaped inherently by delta-sigma modulators
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M3/00—Conversion of analogue values to or from differential modulation
- H03M3/30—Delta-sigma modulation
- H03M3/39—Structural details of delta-sigma modulators, e.g. incremental delta-sigma modulators
- H03M3/412—Structural details of delta-sigma modulators, e.g. incremental delta-sigma modulators characterised by the number of quantisers and their type and resolution
- H03M3/414—Structural details of delta-sigma modulators, e.g. incremental delta-sigma modulators characterised by the number of quantisers and their type and resolution having multiple quantisers arranged in cascaded loops, each of the second and further loops processing the quantisation error of the loop preceding it, i.e. multiple stage noise shaping [MASH] type
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M3/00—Conversion of analogue values to or from differential modulation
- H03M3/30—Delta-sigma modulation
- H03M3/39—Structural details of delta-sigma modulators, e.g. incremental delta-sigma modulators
- H03M3/412—Structural details of delta-sigma modulators, e.g. incremental delta-sigma modulators characterised by the number of quantisers and their type and resolution
- H03M3/414—Structural details of delta-sigma modulators, e.g. incremental delta-sigma modulators characterised by the number of quantisers and their type and resolution having multiple quantisers arranged in cascaded loops, each of the second and further loops processing the quantisation error of the loop preceding it, i.e. multiple stage noise shaping [MASH] type
- H03M3/416—Structural details of delta-sigma modulators, e.g. incremental delta-sigma modulators characterised by the number of quantisers and their type and resolution having multiple quantisers arranged in cascaded loops, each of the second and further loops processing the quantisation error of the loop preceding it, i.e. multiple stage noise shaping [MASH] type all these quantisers being multiple bit quantisers
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M3/00—Conversion of analogue values to or from differential modulation
- H03M3/30—Delta-sigma modulation
- H03M3/39—Structural details of delta-sigma modulators, e.g. incremental delta-sigma modulators
- H03M3/436—Structural details of delta-sigma modulators, e.g. incremental delta-sigma modulators characterised by the order of the loop filter, e.g. error feedback type
- H03M3/438—Structural details of delta-sigma modulators, e.g. incremental delta-sigma modulators characterised by the order of the loop filter, e.g. error feedback type the modulator having a higher order loop filter in the feedforward path
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Compression, Expansion, Code Conversion, And Decoders (AREA)
- Analogue/Digital Conversion (AREA)
Abstract
本申请提供了一种噪声整形电路,包括第一调制单元,用来根据第一数字输入信号产生第一数字输出信号,所述第一调制单元包括第一量化器;第一减法器,耦接于所述第一量化器的输入端及输出端,用来产生第一量化噪声;以及第二调制单元,用来根据第二数字输入信号产生第二数字输出信号,所述第二数字输入信号相关于所述第一量化噪声;其中,所述噪声整形电路根据所述第一数字输出信号及所述第二数字输出信号,产生整体模拟输出信号。
Description
PCT国内申请,说明书已公开。
Claims (12)
- PCT国内申请,权利要求书已公开。
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
PCT/CN2017/088388 WO2018227456A1 (zh) | 2017-06-15 | 2017-06-15 | 噪声整形电路与三角积分数模转换器 |
Publications (1)
Publication Number | Publication Date |
---|---|
CN109690955A true CN109690955A (zh) | 2019-04-26 |
Family
ID=63556826
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201780000513.4A Pending CN109690955A (zh) | 2017-06-15 | 2017-06-15 | 噪声整形电路与三角积分数模转换器 |
Country Status (5)
Country | Link |
---|---|
US (1) | US10084474B1 (zh) |
EP (1) | EP3447922A4 (zh) |
KR (1) | KR102096294B1 (zh) |
CN (1) | CN109690955A (zh) |
WO (1) | WO2018227456A1 (zh) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN116593764A (zh) * | 2023-03-29 | 2023-08-15 | 浙江朗德电子科技有限公司 | 高精度自标定电流传感器模块及其标定方法 |
Families Citing this family (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10341148B2 (en) * | 2017-08-25 | 2019-07-02 | Mediatek Inc. | Sigma-delta modulator and associated system improving spectrum efficiency of wired interconnection |
US10979030B2 (en) * | 2017-08-25 | 2021-04-13 | Mediatek Inc. | System improving signal handling |
DE102021100771A1 (de) | 2021-01-15 | 2022-07-21 | Universität Stuttgart, Körperschaft Des Öffentlichen Rechts | Mischsignal-Schaltungsanordnung und Verfahren zur effizienten Pulsformung digitaler Signale |
US20240039554A1 (en) * | 2022-07-29 | 2024-02-01 | Cisco Technology, Inc. | Error cancellation delta-sigma dac with an inverting amplifier-based filter |
Citations (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4859883A (en) * | 1986-12-10 | 1989-08-22 | U.S. Philips Corporation | Digital circuit arrangement for quantization-noise reduction |
US5245345A (en) * | 1990-10-12 | 1993-09-14 | Yamaha Corporation | Digital-to-analog converter with delta-sigma modulation |
US5369403A (en) * | 1992-09-01 | 1994-11-29 | The State Of Oregon Acting By And Through The State Board Of Higher Education On Behalf Of Oregon State University | Dual quantization oversampling digital-to-analog converter |
US5870048A (en) * | 1997-08-13 | 1999-02-09 | National Science Council | Oversampling sigma-delta modulator |
US6373417B1 (en) * | 1999-02-23 | 2002-04-16 | Cirrus Logic, Inc. | Digital to analog converter using level and timing control signals to cancel noise |
US20070152859A1 (en) * | 2004-01-28 | 2007-07-05 | Derk Reefman | Da-converter system and a method for converting a multi-bit digital signal to an analog signal |
US20110043398A1 (en) * | 2009-08-24 | 2011-02-24 | Rahmi Hezar | Cascaded dac architecture with pulse width modulation |
US20110199246A1 (en) * | 2010-02-18 | 2011-08-18 | Taiwan Semiconductor Manufacturing Company, Ltd. | High resolution delta-sigma digital-to-analog converter |
US20120242521A1 (en) * | 2011-03-22 | 2012-09-27 | Taiwan Semiconductor Manufacturing Co., Ltd. | Method and circuit for continuous-time delta-sigma dac with reduced noise |
CN103222195A (zh) * | 2010-10-06 | 2013-07-24 | 德克萨斯仪器股份有限公司 | 流水线式连续时间西格玛德尔塔调制器 |
US20140240154A1 (en) * | 2013-02-28 | 2014-08-28 | Broadcom Corporation | Multi-rate sigma delta digital-to-analog converter |
US20150171886A1 (en) * | 2013-12-13 | 2015-06-18 | Taiwan Semiconductor Manufacturing Co., Ltd. | System and method for cascaded pwm digital-to-analog converter with hybrid dac interface |
Family Cites Families (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2002344321A (ja) * | 2001-05-16 | 2002-11-29 | Pioneer Electronic Corp | デルタシグマ型ad変換器 |
JP3718706B2 (ja) | 2003-10-28 | 2005-11-24 | 松下電器産業株式会社 | デルタ・シグマ変調装置 |
GB0611639D0 (en) * | 2006-06-12 | 2006-07-19 | Global Silicon Ltd | A sigma-delta modulator |
US8228221B2 (en) | 2010-09-28 | 2012-07-24 | Taiwan Semiconductor Manufacturing Co., Ltd. | Method and apparatus for calibrating sigma-delta modulator |
EP2936688B1 (en) * | 2012-12-21 | 2017-05-03 | Teledyne Dalsa B.V. | Sigma-delta analog-to-digital converter |
KR101485467B1 (ko) * | 2013-05-24 | 2015-01-22 | 네오피델리티 주식회사 | 시그마-델타 변조부를 포함하는 양자화 장치, 이를 포함하는 adc 및 이를 이용한 양자화 방법 |
CN204559547U (zh) * | 2015-06-04 | 2015-08-12 | 福州大学 | 一种高二阶级联结构Sigma-Delta调制器系统 |
-
2017
- 2017-06-15 WO PCT/CN2017/088388 patent/WO2018227456A1/zh unknown
- 2017-06-15 KR KR1020177036107A patent/KR102096294B1/ko active IP Right Grant
- 2017-06-15 CN CN201780000513.4A patent/CN109690955A/zh active Pending
- 2017-06-15 EP EP17800989.0A patent/EP3447922A4/en not_active Ceased
- 2017-11-26 US US15/822,190 patent/US10084474B1/en active Active
Patent Citations (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4859883A (en) * | 1986-12-10 | 1989-08-22 | U.S. Philips Corporation | Digital circuit arrangement for quantization-noise reduction |
US5245345A (en) * | 1990-10-12 | 1993-09-14 | Yamaha Corporation | Digital-to-analog converter with delta-sigma modulation |
US5369403A (en) * | 1992-09-01 | 1994-11-29 | The State Of Oregon Acting By And Through The State Board Of Higher Education On Behalf Of Oregon State University | Dual quantization oversampling digital-to-analog converter |
US5870048A (en) * | 1997-08-13 | 1999-02-09 | National Science Council | Oversampling sigma-delta modulator |
US6373417B1 (en) * | 1999-02-23 | 2002-04-16 | Cirrus Logic, Inc. | Digital to analog converter using level and timing control signals to cancel noise |
US20070152859A1 (en) * | 2004-01-28 | 2007-07-05 | Derk Reefman | Da-converter system and a method for converting a multi-bit digital signal to an analog signal |
US20110043398A1 (en) * | 2009-08-24 | 2011-02-24 | Rahmi Hezar | Cascaded dac architecture with pulse width modulation |
US20110199246A1 (en) * | 2010-02-18 | 2011-08-18 | Taiwan Semiconductor Manufacturing Company, Ltd. | High resolution delta-sigma digital-to-analog converter |
CN103222195A (zh) * | 2010-10-06 | 2013-07-24 | 德克萨斯仪器股份有限公司 | 流水线式连续时间西格玛德尔塔调制器 |
US20120242521A1 (en) * | 2011-03-22 | 2012-09-27 | Taiwan Semiconductor Manufacturing Co., Ltd. | Method and circuit for continuous-time delta-sigma dac with reduced noise |
US20140240154A1 (en) * | 2013-02-28 | 2014-08-28 | Broadcom Corporation | Multi-rate sigma delta digital-to-analog converter |
US20150171886A1 (en) * | 2013-12-13 | 2015-06-18 | Taiwan Semiconductor Manufacturing Co., Ltd. | System and method for cascaded pwm digital-to-analog converter with hybrid dac interface |
Non-Patent Citations (3)
Title |
---|
M. G. KIM ET AL.: "《A stereo 110 dB multi-rate audio ΔΣ DAC with Class-G headphone driver》", 《PROCEEDINGS OF THE IEEE 2014 CUSTOM INTEGRATED CIRCUITS CONFERENCE》 * |
康兵主编: "ProtelDXP 2004应用与实例", 国防工业出版社 * |
王治明: "《基于MASH结构的Sigma-Delta调制解调器设计》", 《CNKI》 * |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN116593764A (zh) * | 2023-03-29 | 2023-08-15 | 浙江朗德电子科技有限公司 | 高精度自标定电流传感器模块及其标定方法 |
Also Published As
Publication number | Publication date |
---|---|
WO2018227456A1 (zh) | 2018-12-20 |
EP3447922A1 (en) | 2019-02-27 |
US10084474B1 (en) | 2018-09-25 |
EP3447922A4 (en) | 2019-02-27 |
KR102096294B1 (ko) | 2020-04-03 |
KR20190010397A (ko) | 2019-01-30 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN109690955A (zh) | 噪声整形电路与三角积分数模转换器 | |
Gharbiya et al. | On the implementation of input-feedforward delta-sigma modulators | |
US8633843B2 (en) | System and method for chopping oversampled data converters | |
US20120242521A1 (en) | Method and circuit for continuous-time delta-sigma dac with reduced noise | |
US8779958B1 (en) | Continuous time input stage | |
Cenci et al. | A 3.2 mW SAR-assisted CTΔ∑ ADC with 77.5 dB SNDR and 40MHz BW in 28nm CMOS | |
Prefasi et al. | A 0.1 mm $^{2} $, Wide Bandwidth Continuous-Time $\Sigma\Delta $ ADC Based on a Time Encoding Quantizer in 0.13$\mu $ m CMOS | |
Chandrasekaran et al. | A highly digital second-order oversampling TDC | |
Yoon et al. | A purely-VCO-based single-loop high-order continuous-time ΣΔ ADC | |
Jung et al. | An Input-Feedforward Multibit Adder-Less $\Delta {-}\Sigma $ Modulator for Ultrasound Imaging Systems | |
Zhang et al. | A multi-rate hybrid DT/CT MASH ΔΣ modulator with high tolerance to noise leakage | |
CN104348489A (zh) | 前馈式三角积分调制器 | |
CN113328754B (zh) | 环路延迟补偿电路及Sigma-Delta模数转换器 | |
Atac et al. | A 1.7 mW quadrature bandpass ΔΣ ADC with 1MHz BW and 60dB DR at 1MHz IF | |
Javahernia et al. | A CT ΔΣ modulator using 4-bit asynchronous SAR quantizer and MPDWA DEM | |
Boncu et al. | A second order discrete-time ΔA analog to digital converter for audio applications | |
Dey et al. | A 50 MHz BW 73.5 dB SNDR two-stage continuous-time ΔΣ modulator with VCO quantizer nonlinearity cancellation | |
Hong et al. | A 36-mW 320-MHz CMOS continuous-time sigma-delta modulator with 10-MHz bandwidth and 12-bit resolution | |
Zhang et al. | A 1.8 V continuous-time delta-sigma modulator with 2.5 MHz bandwidth | |
Mohammadi et al. | On the design of a 2-2-0 MASH delta-sigma-pipeline modulator | |
Chu et al. | Analysis and design of high speed/high linearity continuous time delta-sigma modulator | |
Sung et al. | A third-order switched-current delta-sigma modulator with analog error cancellation logic and digital comb filter | |
Balagopal et al. | A 1 GS/s, 31 MHz BW, 76.3 dB dynamic range, 34 mW CT-ΔΣ ADC with 1.5 cycle quantizer delay and improved STF | |
Kim et al. | A single chip/spl Delta/-/spl Sigma/ADC with a built-in variable gain stage and DAC with a charge integrating subconverter for a 5 V 9600-b/s modem | |
Chiang et al. | A novel wideband low-distortion cascaded sigma-delta ADC |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PB01 | Publication | ||
PB01 | Publication | ||
SE01 | Entry into force of request for substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
RJ01 | Rejection of invention patent application after publication |
Application publication date: 20190426 |
|
RJ01 | Rejection of invention patent application after publication |