JP5765251B2 - 半導体装置及びその製造方法 - Google Patents
半導体装置及びその製造方法 Download PDFInfo
- Publication number
- JP5765251B2 JP5765251B2 JP2012011869A JP2012011869A JP5765251B2 JP 5765251 B2 JP5765251 B2 JP 5765251B2 JP 2012011869 A JP2012011869 A JP 2012011869A JP 2012011869 A JP2012011869 A JP 2012011869A JP 5765251 B2 JP5765251 B2 JP 5765251B2
- Authority
- JP
- Japan
- Prior art keywords
- region
- base layer
- semiconductor
- layer
- pad
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D30/00—Field-effect transistors [FET]
- H10D30/60—Insulated-gate field-effect transistors [IGFET]
- H10D30/64—Double-diffused metal-oxide semiconductor [DMOS] FETs
- H10D30/66—Vertical DMOS [VDMOS] FETs
- H10D30/665—Vertical DMOS [VDMOS] FETs having edge termination structures
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D30/00—Field-effect transistors [FET]
- H10D30/60—Insulated-gate field-effect transistors [IGFET]
- H10D30/601—Insulated-gate field-effect transistors [IGFET] having lightly-doped drain or source extensions, e.g. LDD IGFETs or DDD IGFETs
- H10D30/608—Insulated-gate field-effect transistors [IGFET] having lightly-doped drain or source extensions, e.g. LDD IGFETs or DDD IGFETs having non-planar bodies, e.g. having recessed gate electrodes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/22—Diffusion of impurity materials, e.g. doping materials, electrode materials, into or out of a semiconductor body, or between semiconductor regions; Interactions between two or more impurities; Redistribution of impurities
- H01L21/225—Diffusion of impurity materials, e.g. doping materials, electrode materials, into or out of a semiconductor body, or between semiconductor regions; Interactions between two or more impurities; Redistribution of impurities using diffusion into or out of a solid from or into a solid phase, e.g. a doped oxide layer
- H01L21/2251—Diffusion into or out of group IV semiconductors
- H01L21/2252—Diffusion into or out of group IV semiconductors using predeposition of impurities into the semiconductor surface, e.g. from a gaseous phase
- H01L21/2253—Diffusion into or out of group IV semiconductors using predeposition of impurities into the semiconductor surface, e.g. from a gaseous phase by ion implantation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/26—Bombardment with radiation
- H01L21/263—Bombardment with radiation with high-energy radiation
- H01L21/265—Bombardment with radiation with high-energy radiation producing ion implantation
- H01L21/266—Bombardment with radiation with high-energy radiation producing ion implantation using masks
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D12/00—Bipolar devices controlled by the field effect, e.g. insulated-gate bipolar transistors [IGBT]
- H10D12/01—Manufacture or treatment
- H10D12/031—Manufacture or treatment of IGBTs
- H10D12/032—Manufacture or treatment of IGBTs of vertical IGBTs
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D12/00—Bipolar devices controlled by the field effect, e.g. insulated-gate bipolar transistors [IGBT]
- H10D12/411—Insulated-gate bipolar transistors [IGBT]
- H10D12/441—Vertical IGBTs
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D30/00—Field-effect transistors [FET]
- H10D30/01—Manufacture or treatment
- H10D30/021—Manufacture or treatment of FETs having insulated gates [IGFET]
- H10D30/028—Manufacture or treatment of FETs having insulated gates [IGFET] of double-diffused metal oxide semiconductor [DMOS] FETs
- H10D30/0291—Manufacture or treatment of FETs having insulated gates [IGFET] of double-diffused metal oxide semiconductor [DMOS] FETs of vertical DMOS [VDMOS] FETs
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D30/00—Field-effect transistors [FET]
- H10D30/60—Insulated-gate field-effect transistors [IGFET]
- H10D30/64—Double-diffused metal-oxide semiconductor [DMOS] FETs
- H10D30/66—Vertical DMOS [VDMOS] FETs
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
- H10D62/10—Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
- H10D62/102—Constructional design considerations for preventing surface leakage or controlling electric field concentration
- H10D62/103—Constructional design considerations for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse-biased devices
- H10D62/105—Constructional design considerations for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse-biased devices by having particular doping profiles, shapes or arrangements of PN junctions; by having supplementary regions, e.g. junction termination extension [JTE]
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
- H10D62/10—Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
- H10D62/102—Constructional design considerations for preventing surface leakage or controlling electric field concentration
- H10D62/103—Constructional design considerations for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse-biased devices
- H10D62/105—Constructional design considerations for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse-biased devices by having particular doping profiles, shapes or arrangements of PN junctions; by having supplementary regions, e.g. junction termination extension [JTE]
- H10D62/106—Constructional design considerations for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse-biased devices by having particular doping profiles, shapes or arrangements of PN junctions; by having supplementary regions, e.g. junction termination extension [JTE] having supplementary regions doped oppositely to or in rectifying contact with regions of the semiconductor bodies, e.g. guard rings with PN or Schottky junctions
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
- H10D62/10—Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
- H10D62/17—Semiconductor regions connected to electrodes not carrying current to be rectified, amplified or switched, e.g. channel regions
- H10D62/393—Body regions of DMOS transistors or IGBTs
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
- H10D62/10—Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
- H10D62/10—Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
- H10D62/102—Constructional design considerations for preventing surface leakage or controlling electric field concentration
- H10D62/112—Constructional design considerations for preventing surface leakage or controlling electric field concentration for preventing surface leakage due to surface inversion layers, e.g. by using channel stoppers
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
- H10D62/10—Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
- H10D62/124—Shapes, relative sizes or dispositions of the regions of semiconductor bodies or of junctions between the regions
- H10D62/126—Top-view geometrical layouts of the regions or the junctions
- H10D62/127—Top-view geometrical layouts of the regions or the junctions of cellular field-effect devices, e.g. multicellular DMOS transistors or IGBTs
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
- H10D62/60—Impurity distributions or concentrations
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D64/00—Electrodes of devices having potential barriers
- H10D64/20—Electrodes characterised by their shapes, relative sizes or dispositions
- H10D64/27—Electrodes not carrying the current to be rectified, amplified, oscillated or switched, e.g. gates
- H10D64/311—Gate electrodes for field-effect devices
- H10D64/411—Gate electrodes for field-effect devices for FETs
- H10D64/511—Gate electrodes for field-effect devices for FETs for IGFETs
- H10D64/517—Gate electrodes for field-effect devices for FETs for IGFETs characterised by the conducting layers
Landscapes
- Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- High Energy & Nuclear Physics (AREA)
- Health & Medical Sciences (AREA)
- Toxicology (AREA)
- Insulated Gate Type Field-Effect Transistor (AREA)
- Electrodes Of Semiconductors (AREA)
Priority Applications (6)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2012011869A JP5765251B2 (ja) | 2012-01-24 | 2012-01-24 | 半導体装置及びその製造方法 |
| US13/618,935 US9093310B2 (en) | 2012-01-24 | 2012-09-14 | Semiconductor device having a variation lateral doping structure and method for manufaturing the same |
| DE102012219645.5A DE102012219645B4 (de) | 2012-01-24 | 2012-10-26 | Halbleitervorrichtungen und Verfahren zu ihrer Herstellung |
| KR1020120148030A KR20130086271A (ko) | 2012-01-24 | 2012-12-18 | 반도체장치 및 그 제조방법 |
| CN201310001570.8A CN103219364B (zh) | 2012-01-24 | 2013-01-04 | 半导体装置及其制造方法 |
| KR1020140119114A KR101550675B1 (ko) | 2012-01-24 | 2014-09-05 | 반도체장치 및 그 제조방법 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2012011869A JP5765251B2 (ja) | 2012-01-24 | 2012-01-24 | 半導体装置及びその製造方法 |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JP2013152981A JP2013152981A (ja) | 2013-08-08 |
| JP2013152981A5 JP2013152981A5 (enExample) | 2014-07-03 |
| JP5765251B2 true JP5765251B2 (ja) | 2015-08-19 |
Family
ID=48742453
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2012011869A Active JP5765251B2 (ja) | 2012-01-24 | 2012-01-24 | 半導体装置及びその製造方法 |
Country Status (5)
| Country | Link |
|---|---|
| US (1) | US9093310B2 (enExample) |
| JP (1) | JP5765251B2 (enExample) |
| KR (2) | KR20130086271A (enExample) |
| CN (1) | CN103219364B (enExample) |
| DE (1) | DE102012219645B4 (enExample) |
Families Citing this family (17)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN103489917B (zh) * | 2013-10-22 | 2016-09-21 | 东南大学 | 一种高雪崩耐量能力的纵向双扩散金属氧化物半导体结构 |
| CN104934470B (zh) * | 2014-03-18 | 2018-05-29 | 国家电网公司 | 一种igbt芯片及其制造方法 |
| DE102014005879B4 (de) * | 2014-04-16 | 2021-12-16 | Infineon Technologies Ag | Vertikale Halbleitervorrichtung |
| US9397213B2 (en) | 2014-08-29 | 2016-07-19 | Freescale Semiconductor, Inc. | Trench gate FET with self-aligned source contact |
| US9553184B2 (en) * | 2014-08-29 | 2017-01-24 | Nxp Usa, Inc. | Edge termination for trench gate FET |
| CN105390397A (zh) * | 2014-09-04 | 2016-03-09 | 北大方正集团有限公司 | 变掺杂器件制作方法及变掺杂器件 |
| JP2016174030A (ja) * | 2015-03-16 | 2016-09-29 | 株式会社東芝 | 半導体装置 |
| US9680003B2 (en) | 2015-03-27 | 2017-06-13 | Nxp Usa, Inc. | Trench MOSFET shield poly contact |
| CN108431962B (zh) * | 2015-12-28 | 2021-05-18 | 三菱电机株式会社 | 半导体装置、半导体装置的制造方法 |
| DE102016118012A1 (de) | 2016-09-23 | 2018-03-29 | Infineon Technologies Ag | Halbleiterbauelement und Verfahren zum Bilden eines Halbleiterbauelements |
| WO2018135147A1 (ja) * | 2017-01-17 | 2018-07-26 | 富士電機株式会社 | 半導体装置および半導体装置の製造方法 |
| CN107579057A (zh) * | 2017-09-14 | 2018-01-12 | 全球能源互联网研究院 | 能进行终端横向耐压测试的igbt版图 |
| JP7052476B2 (ja) * | 2018-03-27 | 2022-04-12 | 三菱電機株式会社 | 半導体装置 |
| JP7172216B2 (ja) | 2018-07-13 | 2022-11-16 | 富士電機株式会社 | 半導体装置および半導体回路装置 |
| CN111900087B (zh) * | 2020-08-31 | 2022-09-20 | 华虹半导体(无锡)有限公司 | Igbt器件的制造方法 |
| JP7580352B2 (ja) * | 2021-09-01 | 2024-11-11 | 三菱電機株式会社 | 半導体装置、半導体装置の製造方法、および電力変換装置 |
| KR102414388B1 (ko) * | 2022-03-24 | 2022-06-29 | (주) 트리노테크놀로지 | Vld 구조의 내압 영역을 가지는 전력 반도체 장치 및 그 제조 방법 |
Family Cites Families (14)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4345265A (en) | 1980-04-14 | 1982-08-17 | Supertex, Inc. | MOS Power transistor with improved high-voltage capability |
| JPH03180074A (ja) * | 1989-12-08 | 1991-08-06 | Fujitsu Ltd | 半導体装置 |
| US5686750A (en) | 1991-09-27 | 1997-11-11 | Koshiba & Partners | Power semiconductor device having improved reverse recovery voltage |
| DE69531783T2 (de) | 1995-10-09 | 2004-07-15 | Consorzio Per La Ricerca Sulla Microelettronica Nel Mezzogiorno - Corimme | Herstellungsverfahren für Leistungsanordnung mit Schutzring |
| JP4122113B2 (ja) * | 1999-06-24 | 2008-07-23 | 新電元工業株式会社 | 高破壊耐量電界効果型トランジスタ |
| JP4357753B2 (ja) | 2001-01-26 | 2009-11-04 | 株式会社東芝 | 高耐圧半導体装置 |
| DE102005023668B3 (de) | 2005-05-23 | 2006-11-09 | Infineon Technologies Ag | Halbleiterbauelement mit einer Randstruktur mit Spannungsdurchbruch im linearen Bereich |
| JP2008103529A (ja) | 2006-10-19 | 2008-05-01 | Toyota Central R&D Labs Inc | 半導体装置 |
| JP4621708B2 (ja) | 2007-05-24 | 2011-01-26 | 株式会社東芝 | 半導体装置及びその製造方法 |
| US8564088B2 (en) | 2008-08-19 | 2013-10-22 | Infineon Technologies Austria Ag | Semiconductor device having variably laterally doped zone with decreasing concentration formed in an edge region |
| US8716792B2 (en) | 2008-09-30 | 2014-05-06 | Infineon Technologies Austria Ag | Semiconductor device with a charge carrier compensation structure and method for the production of a semiconductor device |
| JP5515922B2 (ja) | 2010-03-24 | 2014-06-11 | 富士電機株式会社 | 半導体装置 |
| JP4864153B2 (ja) | 2010-06-30 | 2012-02-01 | 株式会社小松製作所 | ラバースプリング装置を架設したオフロードトラック |
| JP6067957B2 (ja) | 2011-02-15 | 2017-01-25 | 三菱電機株式会社 | 半導体装置 |
-
2012
- 2012-01-24 JP JP2012011869A patent/JP5765251B2/ja active Active
- 2012-09-14 US US13/618,935 patent/US9093310B2/en active Active
- 2012-10-26 DE DE102012219645.5A patent/DE102012219645B4/de active Active
- 2012-12-18 KR KR1020120148030A patent/KR20130086271A/ko not_active Ceased
-
2013
- 2013-01-04 CN CN201310001570.8A patent/CN103219364B/zh active Active
-
2014
- 2014-09-05 KR KR1020140119114A patent/KR101550675B1/ko active Active
Also Published As
| Publication number | Publication date |
|---|---|
| US20130187240A1 (en) | 2013-07-25 |
| CN103219364A (zh) | 2013-07-24 |
| CN103219364B (zh) | 2016-06-15 |
| KR20140117331A (ko) | 2014-10-07 |
| KR20130086271A (ko) | 2013-08-01 |
| KR101550675B1 (ko) | 2015-09-08 |
| DE102012219645B4 (de) | 2022-05-05 |
| US9093310B2 (en) | 2015-07-28 |
| DE102012219645A1 (de) | 2013-07-25 |
| JP2013152981A (ja) | 2013-08-08 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP5765251B2 (ja) | 半導体装置及びその製造方法 | |
| JP7466938B2 (ja) | ボディ領域拡張部を用いた炭化ケイ素金属酸化物半導体(mos)デバイスセルにおける電界シールド | |
| JP5423882B2 (ja) | 超接合半導体装置 | |
| JP6617292B2 (ja) | 炭化珪素半導体装置 | |
| TWI608618B (zh) | Semiconductor device and its manufacturing method | |
| WO2012124786A1 (ja) | 半導体装置およびその製造方法 | |
| WO2012073609A1 (ja) | 半導体装置 | |
| WO2017098547A1 (ja) | 炭化珪素半導体装置 | |
| JP2014204038A (ja) | 半導体装置及びその製造方法 | |
| JPWO2015151185A1 (ja) | 半導体装置 | |
| KR100877674B1 (ko) | Ldmos 소자 | |
| KR20220143249A (ko) | 슈퍼정션 반도체 소자 및 제조방법 | |
| WO2015107614A1 (ja) | 電力用半導体装置 | |
| TWI478343B (zh) | 半導體結構及其製程 | |
| CN210325806U (zh) | 一种具有jfet区布图设计的半导体器件 | |
| CN106158965A (zh) | 一种超结功率器件及其制造方法 | |
| CN106158964B (zh) | 一种超结功率器件和制造方法 | |
| US9502498B2 (en) | Power semiconductor device | |
| KR101870824B1 (ko) | 전력 반도체 소자 및 그 제조방법 | |
| JP2025066493A (ja) | 半導体装置 | |
| KR101870823B1 (ko) | 전력 반도체 소자 및 그 제조방법 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20140519 |
|
| A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20140519 |
|
| A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20150302 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20150317 |
|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20150415 |
|
| TRDD | Decision of grant or rejection written | ||
| A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20150519 |
|
| A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20150601 |
|
| R150 | Certificate of patent or registration of utility model |
Ref document number: 5765251 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |