JP5656441B2 - C4ボール内の均一な電流密度のための金属配線構造体 - Google Patents
C4ボール内の均一な電流密度のための金属配線構造体 Download PDFInfo
- Publication number
- JP5656441B2 JP5656441B2 JP2010091384A JP2010091384A JP5656441B2 JP 5656441 B2 JP5656441 B2 JP 5656441B2 JP 2010091384 A JP2010091384 A JP 2010091384A JP 2010091384 A JP2010091384 A JP 2010091384A JP 5656441 B2 JP5656441 B2 JP 5656441B2
- Authority
- JP
- Japan
- Prior art keywords
- metal
- vias
- pad
- line structure
- metal vias
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/90—Bond pads, in general
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W20/00—Interconnections in chips, wafers or substrates
- H10W20/40—Interconnections external to wafers or substrates, e.g. back-end-of-line [BEOL] metallisations or vias connecting to gate electrodes
- H10W20/41—Interconnections external to wafers or substrates, e.g. back-end-of-line [BEOL] metallisations or vias connecting to gate electrodes characterised by their conductive parts
- H10W20/42—Vias, e.g. via plugs
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/01—Manufacture or treatment
- H10W72/012—Manufacture or treatment of bump connectors, dummy bumps or thermal bumps
- H10W72/01221—Manufacture or treatment of bump connectors, dummy bumps or thermal bumps using local deposition
- H10W72/01225—Manufacture or treatment of bump connectors, dummy bumps or thermal bumps using local deposition in solid form, e.g. by using a powder or by stud bumping
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/01—Manufacture or treatment
- H10W72/019—Manufacture or treatment of bond pads
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/01—Manufacture or treatment
- H10W72/019—Manufacture or treatment of bond pads
- H10W72/01951—Changing the shapes of bond pads
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/20—Bump connectors, e.g. solder bumps or copper pillars; Dummy bumps; Thermal bumps
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/20—Bump connectors, e.g. solder bumps or copper pillars; Dummy bumps; Thermal bumps
- H10W72/221—Structures or relative sizes
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/20—Bump connectors, e.g. solder bumps or copper pillars; Dummy bumps; Thermal bumps
- H10W72/241—Dispositions, e.g. layouts
- H10W72/242—Dispositions, e.g. layouts relative to the surface, e.g. recessed, protruding
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/20—Bump connectors, e.g. solder bumps or copper pillars; Dummy bumps; Thermal bumps
- H10W72/251—Materials
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/20—Bump connectors, e.g. solder bumps or copper pillars; Dummy bumps; Thermal bumps
- H10W72/29—Bond pads specially adapted therefor
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/90—Bond pads, in general
- H10W72/921—Structures or relative sizes of bond pads
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/90—Bond pads, in general
- H10W72/921—Structures or relative sizes of bond pads
- H10W72/923—Bond pads having multiple stacked layers
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/90—Bond pads, in general
- H10W72/921—Structures or relative sizes of bond pads
- H10W72/923—Bond pads having multiple stacked layers
- H10W72/9232—Bond pads having multiple stacked layers with additional elements interposed between layers
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/90—Bond pads, in general
- H10W72/931—Shapes of bond pads
- H10W72/934—Cross-sectional shape, i.e. in side view
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/90—Bond pads, in general
- H10W72/941—Dispositions of bond pads
- H10W72/9415—Dispositions of bond pads relative to the surface, e.g. recessed, protruding
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/90—Bond pads, in general
- H10W72/951—Materials of bond pads
- H10W72/952—Materials of bond pads comprising metals or metalloids, e.g. PbSn, Ag or Cu
Landscapes
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
Description
12、612:半導体デバイス
20、620:誘電体層
21、621A:誘電体材料部分
22、622:相互接続レベル金属ビア
24、624:相互接続レベル金属ライン
30:第1の下位レベル金属ライン構造体
32:第2の下位レベル金属ライン構造体
33:下位レベル金属ワイヤ
34:第3の下位レベル金属ライン構造体
36:第4の下位レベル金属ライン構造体
40:ビア・レベル誘電体層
49A:第1のビア・ホール
49B:第2のビア・ホール
50A:第1の組の金属ビア
50B:相互接続ビア
52:第2の組の金属ビア
54:第3の組の金属ビア
56:第4の組の金属ビア
60、660:ライン・レベル誘電体層
70A:上位レベル金属ライン構造体
70B:上位レベル金属配線ライン
80、680:保護誘電体層
90、690:金属パッド
95、695:誘電体マスキング層
99、699:C4ボール
650:相互接続ビア
670A:金属ライン構造体
670B:金属配線ライン
690V、690W、690X、690Y、690Z:金属ビア
Claims (4)
- 金属相互接続構造体の上に配置された金属パッドと、
前記金属パッドに当接する上位レベル金属ライン構造体と、
前記上位レベル金属ライン構造体の下方に配置された下位レベル金属ライン構造体と、 一組の金属ビアと、
を備え、
前記一組の金属ビアは、前記金属パッドの中央領域の下方において、前記金属パッドの周縁領域の下方におけるよりも高い面密度の水平方向断面積を有し、
前記一組の金属ビアは同じサイズの金属ビアを含み、
前記一組の金属ビアの各金属ビアは、細長い水平方向断面積を有し、水平方向の幅は、前記一組の金属ビアの各々において中心点からの距離と共に減少する、
構造体。 - 前記水平方向の幅は、細長い方向に沿った前記中心点からの距離と共に段階的に減少する、請求項1に記載の構造体。
- 一体構造を有し、金属相互接続構造体の上に配置され、上部平担部分と下方に延びる複数の金属ビアとを含む、金属パッドと、
前記複数の金属ビアの底面に当接する金属ライン構造体と、
を備え、
前記複数の金属ビアは、前記金属パッドの中央領域の下方において前記金属パッドの周縁領域の下方よりも高い面密度の水平方向断面積を有し、
前記複数の金属ビアは同じサイズの金属ビアを含み、
前記複数の金属ビアの各金属ビアは、細長い水平方向の断面積を有し、水平方向の幅は
、前記複数の金属ビアの各々において中心点からの距離と共に減少する、
構造体。 - 前記水平方向の幅は、細長い方向に沿った前記中心点からの距離と共に段階的に減少する、請求項3に記載の構造体。
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US12/424001 | 2009-04-15 | ||
| US12/424,001 US8084858B2 (en) | 2009-04-15 | 2009-04-15 | Metal wiring structures for uniform current density in C4 balls |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JP2010251754A JP2010251754A (ja) | 2010-11-04 |
| JP5656441B2 true JP5656441B2 (ja) | 2015-01-21 |
Family
ID=42958545
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2010091384A Expired - Fee Related JP5656441B2 (ja) | 2009-04-15 | 2010-04-12 | C4ボール内の均一な電流密度のための金属配線構造体 |
Country Status (4)
| Country | Link |
|---|---|
| US (2) | US8084858B2 (ja) |
| JP (1) | JP5656441B2 (ja) |
| KR (1) | KR101137117B1 (ja) |
| CN (1) | CN101866898B (ja) |
Families Citing this family (34)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2008198916A (ja) * | 2007-02-15 | 2008-08-28 | Spansion Llc | 半導体装置及びその製造方法 |
| US8378448B2 (en) | 2009-03-18 | 2013-02-19 | International Business Machines Corporation | Chip inductor with frequency dependent inductance |
| US8198133B2 (en) * | 2009-07-13 | 2012-06-12 | International Business Machines Corporation | Structures and methods to improve lead-free C4 interconnect reliability |
| JP5383446B2 (ja) * | 2009-11-18 | 2014-01-08 | パナソニック株式会社 | 半導体装置 |
| US8492892B2 (en) * | 2010-12-08 | 2013-07-23 | International Business Machines Corporation | Solder bump connections |
| US8531030B2 (en) * | 2010-12-16 | 2013-09-10 | Texas Instruments Incorporated | IC device having electromigration resistant feed line structures |
| US8482131B2 (en) * | 2011-07-31 | 2013-07-09 | Nanya Technology Corp. | Via structure |
| US9123544B2 (en) | 2011-10-21 | 2015-09-01 | Infineon Technologies Ag | Semiconductor device and method |
| US9041204B2 (en) | 2012-03-30 | 2015-05-26 | Taiwan Semiconductor Manufacturing Company, Ltd. | Bonding pad structure with dense via array |
| JP5673627B2 (ja) * | 2012-08-03 | 2015-02-18 | トヨタ自動車株式会社 | 半導体装置及びその製造方法 |
| FR2996354A1 (fr) * | 2012-10-01 | 2014-04-04 | St Microelectronics Crolles 2 | Dispositif semiconducteur comprenant une structure d'arret de fissure |
| US9673125B2 (en) * | 2012-10-30 | 2017-06-06 | Taiwan Semiconductor Manufacturing Company, Ltd. | Interconnection structure |
| US8723052B1 (en) | 2013-02-27 | 2014-05-13 | Boulder Wind Power, Inc. | Methods and apparatus for optimizing electrical interconnects on laminated composite assemblies |
| US8785784B1 (en) | 2013-03-13 | 2014-07-22 | Boulder Wind Power, Inc. | Methods and apparatus for optimizing structural layout of multi-circuit laminated composite assembly |
| US8815730B1 (en) * | 2013-07-03 | 2014-08-26 | Texas Instruments Incorporated | Method for forming bond pad stack for transistors |
| US9793775B2 (en) | 2013-12-31 | 2017-10-17 | Boulder Wind Power, Inc. | Methods and apparatus for reducing machine winding circulating current losses |
| CN104952822A (zh) * | 2014-03-25 | 2015-09-30 | 中芯国际集成电路制造(上海)有限公司 | 一种焊盘结构 |
| US9245846B2 (en) * | 2014-05-06 | 2016-01-26 | International Business Machines Corporation | Chip with programmable shelf life |
| US9536808B1 (en) * | 2015-06-16 | 2017-01-03 | Macronix International Co., Ltd. | Photo pattern method to increase via etching rate |
| US10833119B2 (en) * | 2015-10-26 | 2020-11-10 | Taiwan Semiconductor Manufacturing Co., Ltd. | Pad structure for front side illuminated image sensor |
| US10224269B2 (en) | 2015-12-17 | 2019-03-05 | International Business Machines Corporation | Element place on laminates |
| US9640492B1 (en) | 2015-12-17 | 2017-05-02 | International Business Machines Corporation | Laminate warpage control |
| US10038025B2 (en) | 2015-12-29 | 2018-07-31 | Taiwan Semiconductor Manufacturing Co., Ltd. | Via support structure under pad areas for BSI bondability improvement |
| KR102627991B1 (ko) * | 2016-09-02 | 2024-01-24 | 삼성디스플레이 주식회사 | 반도체 칩, 이를 구비한 전자장치 및 반도체 칩의 연결방법 |
| CN109148401A (zh) * | 2017-06-19 | 2019-01-04 | 中芯国际集成电路制造(上海)有限公司 | 一种半导体器件及其制作方法、电子装置 |
| US10867916B2 (en) * | 2017-11-29 | 2020-12-15 | Taiwan Semiconductor Manufacturing Company, Ltd. | Via sizing for IR drop reduction |
| CN208489194U (zh) | 2018-05-23 | 2019-02-12 | 京东方科技集团股份有限公司 | 阵列基板、显示面板及显示装置 |
| JP7001175B2 (ja) | 2018-09-19 | 2022-01-19 | 富士通株式会社 | 電子装置、電子機器、及び電子装置の設計支援方法 |
| CN110133413A (zh) * | 2019-06-04 | 2019-08-16 | 北京理工大学 | 一种用于焊锡接头的电迁移测试结构 |
| KR102704110B1 (ko) * | 2019-08-09 | 2024-09-06 | 삼성전자주식회사 | 두꺼운 금속층 및 범프를 갖는 반도체 소자들 |
| CN114126225B (zh) * | 2020-08-31 | 2024-12-17 | 庆鼎精密电子(淮安)有限公司 | 电路基板的制造方法、电路板及其制造方法 |
| US11908790B2 (en) * | 2021-01-06 | 2024-02-20 | Taiwan Semiconductor Manufacturing Company, Ltd. | Chip structure with conductive via structure and method for forming the same |
| US11756970B2 (en) * | 2021-03-05 | 2023-09-12 | Taiwan Semiconductor Manufacturing Company, Ltd. | Metal grid structure to improve image sensor performance |
| CN115775779A (zh) * | 2021-09-06 | 2023-03-10 | 升新高科技(南京)有限公司 | 一种用于半导体器件的绝缘层结构及其半导体器件 |
Family Cites Families (21)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6300688B1 (en) * | 1994-12-07 | 2001-10-09 | Quicklogic Corporation | Bond pad having vias usable with antifuse process technology |
| US7405149B1 (en) * | 1998-12-21 | 2008-07-29 | Megica Corporation | Post passivation method for semiconductor chip or wafer |
| US6803302B2 (en) * | 1999-11-22 | 2004-10-12 | Freescale Semiconductor, Inc. | Method for forming a semiconductor device having a mechanically robust pad interface |
| US7034402B1 (en) * | 2000-06-28 | 2006-04-25 | Intel Corporation | Device with segmented ball limiting metallurgy |
| US6465895B1 (en) * | 2001-04-05 | 2002-10-15 | Samsung Electronics Co., Ltd. | Bonding pad structures for semiconductor devices and fabrication methods thereof |
| US20030218259A1 (en) * | 2002-05-21 | 2003-11-27 | Chesire Daniel Patrick | Bond pad support structure for a semiconductor device |
| WO2004001837A2 (en) * | 2002-06-25 | 2003-12-31 | Unitive International Limited | Methods of forming electronic structures including conductive shunt layers and related structures |
| CN1490857A (zh) * | 2002-10-18 | 2004-04-21 | ӡ�����Ƽ��ɷ�����˾ | 一种微距覆晶载板的结构及其制造方法 |
| CN2613046Y (zh) * | 2003-04-17 | 2004-04-21 | 威盛电子股份有限公司 | 芯片封装结构 |
| CN1601735B (zh) * | 2003-09-26 | 2010-06-23 | 松下电器产业株式会社 | 半导体器件及其制造方法 |
| JP2005116562A (ja) * | 2003-10-02 | 2005-04-28 | Renesas Technology Corp | 半導体装置 |
| JP2005347622A (ja) * | 2004-06-04 | 2005-12-15 | Seiko Epson Corp | 半導体装置、回路基板及び電子機器 |
| US7115985B2 (en) * | 2004-09-30 | 2006-10-03 | Agere Systems, Inc. | Reinforced bond pad for a semiconductor device |
| US7253528B2 (en) * | 2005-02-01 | 2007-08-07 | Avago Technologies General Ip Pte. Ltd. | Trace design to minimize electromigration damage to solder bumps |
| JP4452217B2 (ja) * | 2005-07-04 | 2010-04-21 | 富士通マイクロエレクトロニクス株式会社 | 半導体装置 |
| US7245025B2 (en) * | 2005-11-30 | 2007-07-17 | International Business Machines Corporation | Low cost bonding pad and method of fabricating same |
| US7501708B2 (en) | 2006-07-31 | 2009-03-10 | International Business Machines Corporation | Microelectronic device connection structure |
| US20080258293A1 (en) * | 2007-04-17 | 2008-10-23 | Advanced Chip Engineering Technology Inc. | Semiconductor device package to improve functions of heat sink and ground shield |
| US7911803B2 (en) | 2007-10-16 | 2011-03-22 | International Business Machines Corporation | Current distribution structure and method |
| JP2009188107A (ja) | 2008-02-05 | 2009-08-20 | Fujitsu Microelectronics Ltd | 半導体装置 |
| US8039964B2 (en) * | 2008-02-27 | 2011-10-18 | International Business Machines Corporation | Fluorine depleted adhesion layer for metal interconnect structure |
-
2009
- 2009-04-15 US US12/424,001 patent/US8084858B2/en active Active
-
2010
- 2010-03-23 KR KR1020100025888A patent/KR101137117B1/ko not_active Expired - Fee Related
- 2010-04-12 JP JP2010091384A patent/JP5656441B2/ja not_active Expired - Fee Related
- 2010-04-15 CN CN2010101638685A patent/CN101866898B/zh active Active
-
2011
- 2011-12-13 US US13/324,499 patent/US8264078B2/en active Active
Also Published As
| Publication number | Publication date |
|---|---|
| US20100263913A1 (en) | 2010-10-21 |
| KR101137117B1 (ko) | 2012-04-19 |
| US20120080797A1 (en) | 2012-04-05 |
| KR20100114456A (ko) | 2010-10-25 |
| CN101866898B (zh) | 2012-07-25 |
| CN101866898A (zh) | 2010-10-20 |
| US8264078B2 (en) | 2012-09-11 |
| US8084858B2 (en) | 2011-12-27 |
| JP2010251754A (ja) | 2010-11-04 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP5656441B2 (ja) | C4ボール内の均一な電流密度のための金属配線構造体 | |
| CN103295997B (zh) | 用于芯片尺寸封装的电连接件 | |
| KR100881199B1 (ko) | 관통전극을 구비하는 반도체 장치 및 이를 제조하는 방법 | |
| KR102545478B1 (ko) | 자기 정렬 확산 배리어 층들을 포함하는 접합 패드 및 그 형성 방법 | |
| US7816792B2 (en) | Semiconductor device with conductive interconnect | |
| TWI565013B (zh) | 半導體裝置及其形成方法 | |
| TWI552297B (zh) | 半導體裝置及其製造方法 | |
| US8450206B2 (en) | Method of forming a semiconductor device including a stress buffer material formed above a low-k metallization system | |
| US8039958B2 (en) | Semiconductor device including a reduced stress configuration for metal pillars | |
| US8212357B2 (en) | Combination via and pad structure for improved solder bump electromigration characteristics | |
| US8581389B2 (en) | Uniformity control for IC passivation structure | |
| US12199025B2 (en) | Interposer structure containing embedded silicon-less link chiplet | |
| TWI414047B (zh) | 電子元件封裝結構及其製造方法 | |
| US20240113077A1 (en) | Semiconductor package | |
| CN102237320A (zh) | 电子元件封装结构及其制造方法 | |
| CN110071082B (zh) | 具有环绕填充线的接合垫 | |
| CN114883296A (zh) | 半导体结构及其形成方法 | |
| CN113363174B (zh) | 半导体器件及其形成方法 | |
| US11177218B2 (en) | Package including metallic bolstering pattern and manufacturing method of the package | |
| US20250167090A1 (en) | Semiconductor package | |
| TWI901022B (zh) | 半導體結構及其形成方法 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20121107 |
|
| A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20140123 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20140128 |
|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20140423 |
|
| RD12 | Notification of acceptance of power of sub attorney |
Free format text: JAPANESE INTERMEDIATE CODE: A7432 Effective date: 20140423 |
|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A821 Effective date: 20140424 |
|
| TRDD | Decision of grant or rejection written | ||
| A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20141105 |
|
| A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20141125 |
|
| R150 | Certificate of patent or registration of utility model |
Ref document number: 5656441 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| LAPS | Cancellation because of no payment of annual fees |