JP5648460B2 - 記憶装置、集積回路装置、及び電子機器 - Google Patents
記憶装置、集積回路装置、及び電子機器 Download PDFInfo
- Publication number
- JP5648460B2 JP5648460B2 JP2010278926A JP2010278926A JP5648460B2 JP 5648460 B2 JP5648460 B2 JP 5648460B2 JP 2010278926 A JP2010278926 A JP 2010278926A JP 2010278926 A JP2010278926 A JP 2010278926A JP 5648460 B2 JP5648460 B2 JP 5648460B2
- Authority
- JP
- Japan
- Prior art keywords
- bit line
- word line
- line
- complementary
- potential
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Landscapes
- Static Random-Access Memory (AREA)
- Semiconductor Memories (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2010278926A JP5648460B2 (ja) | 2010-12-15 | 2010-12-15 | 記憶装置、集積回路装置、及び電子機器 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2010278926A JP5648460B2 (ja) | 2010-12-15 | 2010-12-15 | 記憶装置、集積回路装置、及び電子機器 |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JP2012129337A JP2012129337A (ja) | 2012-07-05 |
| JP2012129337A5 JP2012129337A5 (cg-RX-API-DMAC7.html) | 2014-01-30 |
| JP5648460B2 true JP5648460B2 (ja) | 2015-01-07 |
Family
ID=46646074
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2010278926A Active JP5648460B2 (ja) | 2010-12-15 | 2010-12-15 | 記憶装置、集積回路装置、及び電子機器 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JP5648460B2 (cg-RX-API-DMAC7.html) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US12073919B2 (en) * | 2021-06-25 | 2024-08-27 | Advanced Micro Devices, Inc. | Dual read port latch array bitcell |
Family Cites Families (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2821063B2 (ja) * | 1991-07-18 | 1998-11-05 | 富士通株式会社 | 半導体集積回路装置 |
| US5966317A (en) * | 1999-02-10 | 1999-10-12 | Lucent Technologies Inc. | Shielded bitlines for static RAMs |
| US6504246B2 (en) * | 1999-10-12 | 2003-01-07 | Motorola, Inc. | Integrated circuit having a balanced twist for differential signal lines |
| JP3835220B2 (ja) * | 2001-08-31 | 2006-10-18 | セイコーエプソン株式会社 | 半導体記憶装置 |
| JP4052192B2 (ja) * | 2003-03-14 | 2008-02-27 | セイコーエプソン株式会社 | 半導体集積回路 |
| JP4914034B2 (ja) * | 2005-06-28 | 2012-04-11 | セイコーエプソン株式会社 | 半導体集積回路 |
| JP5217042B2 (ja) * | 2007-07-06 | 2013-06-19 | ルネサスエレクトロニクス株式会社 | 半導体記憶装置 |
| JP5549079B2 (ja) * | 2009-01-14 | 2014-07-16 | セイコーエプソン株式会社 | 半導体集積回路 |
-
2010
- 2010-12-15 JP JP2010278926A patent/JP5648460B2/ja active Active
Also Published As
| Publication number | Publication date |
|---|---|
| JP2012129337A (ja) | 2012-07-05 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP6308831B2 (ja) | 半導体記憶装置 | |
| US8737107B2 (en) | Memory circuits and routing of conductive layers thereof | |
| US9240221B2 (en) | Semiconductor memory device with a selection transistor having same shape and size as a memory cell transistor | |
| US9767858B2 (en) | Register files including distributed capacitor circuit blocks | |
| US7495988B2 (en) | Integrated circuit device and electronic instrument | |
| US20070002062A1 (en) | Integrated circuit device and electronic instrument | |
| US20070013074A1 (en) | Integrated circuit device and electronic instrument | |
| JP3902389B2 (ja) | グローバルビット線を有するスタティックランダムアクセスメモリ | |
| US10943643B2 (en) | Semiconductor storage circuit | |
| JP4791855B2 (ja) | 半導体記憶装置 | |
| WO2014030604A1 (ja) | 半導体装置 | |
| JP5549079B2 (ja) | 半導体集積回路 | |
| US8134861B2 (en) | Memory access method and semiconductor memory device | |
| JP5648460B2 (ja) | 記憶装置、集積回路装置、及び電子機器 | |
| KR20180010860A (ko) | 컬럼 디코더를 갖는 반도체 장치 | |
| US20080035956A1 (en) | Memory device with non-orthogonal word and bit lines | |
| JP2004119457A (ja) | 半導体記憶装置 | |
| JP5306125B2 (ja) | 半導体記憶装置 | |
| JP2007220262A (ja) | 半導体記憶装置 | |
| JP2013191262A (ja) | 半導体装置 | |
| JP2009272587A (ja) | 半導体記憶装置 | |
| CN101252130A (zh) | 半导体集成电路器件及其布图方法 | |
| CN102640281B (zh) | 半导体存储装置 | |
| JPH1117132A (ja) | 半導体記憶装置 | |
| US6865102B1 (en) | Static semiconductor storage device |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20131209 |
|
| A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20131209 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20140722 |
|
| A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20140724 |
|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20140919 |
|
| TRDD | Decision of grant or rejection written | ||
| A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20141014 |
|
| A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20141027 |
|
| R150 | Certificate of patent or registration of utility model |
Ref document number: 5648460 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
| S531 | Written request for registration of change of domicile |
Free format text: JAPANESE INTERMEDIATE CODE: R313531 |
|
| R350 | Written notification of registration of transfer |
Free format text: JAPANESE INTERMEDIATE CODE: R350 |