JP5575555B2 - 情報データをフラッシュメモリデバイスに書き込む際のライトエラーを処理する方法及び装置 - Google Patents

情報データをフラッシュメモリデバイスに書き込む際のライトエラーを処理する方法及び装置 Download PDF

Info

Publication number
JP5575555B2
JP5575555B2 JP2010146264A JP2010146264A JP5575555B2 JP 5575555 B2 JP5575555 B2 JP 5575555B2 JP 2010146264 A JP2010146264 A JP 2010146264A JP 2010146264 A JP2010146264 A JP 2010146264A JP 5575555 B2 JP5575555 B2 JP 5575555B2
Authority
JP
Japan
Prior art keywords
flash memory
bus
current
information data
memory device
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2010146264A
Other languages
English (en)
Japanese (ja)
Other versions
JP2011008790A (ja
JP2011008790A5 (enExample
Inventor
ブルーネ トーマス
ドレクスラー ミヒャエル
ハウプト ディーター
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Thomson Licensing SAS
Original Assignee
Thomson Licensing SAS
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Thomson Licensing SAS filed Critical Thomson Licensing SAS
Publication of JP2011008790A publication Critical patent/JP2011008790A/ja
Publication of JP2011008790A5 publication Critical patent/JP2011008790A5/ja
Application granted granted Critical
Publication of JP5575555B2 publication Critical patent/JP5575555B2/ja
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/14—Error detection or correction of the data by redundancy in operation
    • G06F11/1402—Saving, restoring, recovering or retrying
    • G06F11/1405—Saving, restoring, recovering or retrying at machine instruction level
    • G06F11/141—Saving, restoring, recovering or retrying at machine instruction level for bus or memory accesses
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/0223—User address space allocation, e.g. contiguous or non contiguous base addressing
    • G06F12/023—Free address space management
    • G06F12/0238—Memory management in non-volatile memory, e.g. resistive RAM or ferroelectric memory
    • G06F12/0246—Memory management in non-volatile memory, e.g. resistive RAM or ferroelectric memory in block erasable memory, e.g. flash memory
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2212/00—Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
    • G06F2212/72—Details relating to flash memory management
    • G06F2212/7209—Validity control, e.g. using flags, time stamps or sequence numbers
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/70—Masking faults in memories by using spares or by reconfiguring

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Quality & Reliability (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)
  • For Increasing The Reliability Of Semiconductor Memories (AREA)
  • Debugging And Monitoring (AREA)
  • Read Only Memory (AREA)
JP2010146264A 2009-06-29 2010-06-28 情報データをフラッシュメモリデバイスに書き込む際のライトエラーを処理する方法及び装置 Expired - Fee Related JP5575555B2 (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
EP09305611A EP2270662A1 (en) 2009-06-29 2009-06-29 Method and apparatus for dealing with write errors when writing information data into flash memory devices
EP09305611.7 2009-06-29

Publications (3)

Publication Number Publication Date
JP2011008790A JP2011008790A (ja) 2011-01-13
JP2011008790A5 JP2011008790A5 (enExample) 2012-12-27
JP5575555B2 true JP5575555B2 (ja) 2014-08-20

Family

ID=41168619

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2010146264A Expired - Fee Related JP5575555B2 (ja) 2009-06-29 2010-06-28 情報データをフラッシュメモリデバイスに書き込む際のライトエラーを処理する方法及び装置

Country Status (6)

Country Link
US (2) US8352780B2 (enExample)
EP (2) EP2270662A1 (enExample)
JP (1) JP5575555B2 (enExample)
KR (1) KR101635196B1 (enExample)
CN (1) CN101937719B (enExample)
TW (1) TWI503828B (enExample)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2012230621A (ja) * 2011-04-27 2012-11-22 Sony Corp メモリ装置、メモリ制御装置、メモリ制御方法
JP2013058172A (ja) * 2011-09-09 2013-03-28 Toshiba Corp 映像収録再生装置、収録方法及び再構築方法
JP5800847B2 (ja) * 2013-03-26 2015-10-28 京セラドキュメントソリューションズ株式会社 情報処理装置、エラー処理方法
FR3077892B1 (fr) * 2018-02-15 2023-12-22 Idemia Système et procédé d'enregistrement d'une transaction associée à une mémoire non volatile orientée page
KR20230001182A (ko) 2021-06-28 2023-01-04 삼성전자주식회사 비휘발성 메모리 장치, 그것을 포함하는 저장 장치 및 그것의 동작 방법

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6134793A (ja) * 1984-07-27 1986-02-19 Hitachi Ltd ダイナミツクメモリ装置における診断及びエラ−訂正装置
JP2750704B2 (ja) * 1988-08-29 1998-05-13 日立マクセル株式会社 Ｉｃカードの情報書込み方式及びｉｃカード
JPH0433029A (ja) * 1990-05-24 1992-02-04 Matsushita Electric Ind Co Ltd メモリ装置とその駆動方法
US8037234B2 (en) * 2003-12-02 2011-10-11 Super Talent Electronics, Inc. Command queuing smart storage transfer manager for striping data to raw-NAND flash modules
JP4034947B2 (ja) * 2001-05-31 2008-01-16 株式会社ルネサステクノロジ 不揮発性記憶システム
JP2003006041A (ja) * 2001-06-20 2003-01-10 Hitachi Ltd 半導体装置
US8041879B2 (en) * 2005-02-18 2011-10-18 Sandisk Il Ltd Flash memory backup system and method
EP1712985A1 (en) * 2005-04-15 2006-10-18 Deutsche Thomson-Brandt Gmbh Method and system for storing logical data blocks into flash-blocks in multiple non-volatile memories which are connected to at least one common data I/O bus
EP1808863A1 (en) * 2006-01-16 2007-07-18 Deutsche Thomson-Brandt Gmbh Method and apparatus for recording high-speed input data into a matrix of memory devices
EP1850347A1 (en) * 2006-04-28 2007-10-31 Deutsche Thomson-Brandt Gmbh Method and device for writing to a flash memory

Also Published As

Publication number Publication date
KR101635196B1 (ko) 2016-06-30
EP2270663B1 (en) 2016-03-16
TW201101314A (en) 2011-01-01
CN101937719A (zh) 2011-01-05
US8352780B2 (en) 2013-01-08
CN101937719B (zh) 2014-12-31
TWI503828B (zh) 2015-10-11
US8468384B2 (en) 2013-06-18
JP2011008790A (ja) 2011-01-13
US20100332891A1 (en) 2010-12-30
EP2270663A1 (en) 2011-01-05
KR20110001914A (ko) 2011-01-06
EP2270662A1 (en) 2011-01-05
US20130067272A1 (en) 2013-03-14

Similar Documents

Publication Publication Date Title
US10204040B2 (en) High speed flash controllers
US8156392B2 (en) Apparatus, system, and method for bad block remapping
US8255614B2 (en) Information processing device that accesses memory, processor and memory management method
TWI421875B (zh) 記憶體故障預測系統和方法
JP5426711B2 (ja) メモリコントローラ及び不揮発性記憶装置
JP5248803B2 (ja) フラッシュ・メモリへの書込み方法及び書込み装置
JP4954974B2 (ja) 少なくとも一つの共通データｉ／ｏバスに接続された複数の不揮発性メモリ中における論理データ・ブロックをフラッシュ・ブロックに記憶する方法およびシステム
US20080215954A1 (en) Bit error repair method and information processing apparatus
CN101288056A (zh) 闪速存储器用的存储控制器
CN109155146A (zh) 一体式封装后修复装置
JP5575555B2 (ja) 情報データをフラッシュメモリデバイスに書き込む際のライトエラーを処理する方法及び装置
US7886211B2 (en) Memory controller
US6701452B1 (en) Disk array controller having distributed parity generation function
CN108255437A (zh) 数据贮存装置及方法
JP4498341B2 (ja) メモリシステム
CN120596305A (zh) Spd故障处理方法及spd故障处理系统
CN119668504A (zh) 一种Nandflash坏块管理方法
JP2013037520A (ja) プログラムダウンロードの自動化システム

Legal Events

Date Code Title Description
A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20121112

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20121112

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20140122

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20140204

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20140502

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20140603

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20140702

R150 Certificate of patent or registration of utility model

Ref document number: 5575555

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

LAPS Cancellation because of no payment of annual fees