JP5509908B2 - 半導体装置およびその製造方法 - Google Patents
半導体装置およびその製造方法 Download PDFInfo
- Publication number
- JP5509908B2 JP5509908B2 JP2010034602A JP2010034602A JP5509908B2 JP 5509908 B2 JP5509908 B2 JP 5509908B2 JP 2010034602 A JP2010034602 A JP 2010034602A JP 2010034602 A JP2010034602 A JP 2010034602A JP 5509908 B2 JP5509908 B2 JP 5509908B2
- Authority
- JP
- Japan
- Prior art keywords
- polysilicon
- guard ring
- insulating film
- region
- semiconductor device
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 239000004065 semiconductor Substances 0.000 title claims description 61
- 238000004519 manufacturing process Methods 0.000 title claims description 22
- 229910021420 polycrystalline silicon Inorganic materials 0.000 claims description 123
- 229920005591 polysilicon Polymers 0.000 claims description 123
- 230000002093 peripheral effect Effects 0.000 claims description 75
- 229910052751 metal Inorganic materials 0.000 claims description 29
- 239000002184 metal Substances 0.000 claims description 29
- 239000010410 layer Substances 0.000 claims description 26
- 238000000034 method Methods 0.000 claims description 20
- 239000000758 substrate Substances 0.000 claims description 16
- 230000015572 biosynthetic process Effects 0.000 claims description 15
- 239000012535 impurity Substances 0.000 claims description 7
- 238000005530 etching Methods 0.000 claims description 3
- 239000002344 surface layer Substances 0.000 claims description 3
- 230000015556 catabolic process Effects 0.000 description 15
- 230000005684 electric field Effects 0.000 description 12
- 230000000903 blocking effect Effects 0.000 description 11
- 238000005468 ion implantation Methods 0.000 description 8
- 238000009792 diffusion process Methods 0.000 description 7
- 230000000694 effects Effects 0.000 description 5
- 239000011229 interlayer Substances 0.000 description 5
- ZOXJGFHDIHLPTG-UHFFFAOYSA-N Boron Chemical compound [B] ZOXJGFHDIHLPTG-UHFFFAOYSA-N 0.000 description 3
- 229910052796 boron Inorganic materials 0.000 description 3
- 230000007423 decrease Effects 0.000 description 3
- 238000000059 patterning Methods 0.000 description 3
- 238000000206 photolithography Methods 0.000 description 3
- OAICVXFJPJFONN-UHFFFAOYSA-N Phosphorus Chemical compound [P] OAICVXFJPJFONN-UHFFFAOYSA-N 0.000 description 2
- 229910052785 arsenic Inorganic materials 0.000 description 2
- RQNWIZPPADIBDY-UHFFFAOYSA-N arsenic atom Chemical compound [As] RQNWIZPPADIBDY-UHFFFAOYSA-N 0.000 description 2
- 238000005229 chemical vapour deposition Methods 0.000 description 2
- 238000000151 deposition Methods 0.000 description 2
- 238000001312 dry etching Methods 0.000 description 2
- 229910052698 phosphorus Inorganic materials 0.000 description 2
- 239000011574 phosphorus Substances 0.000 description 2
- 238000004544 sputter deposition Methods 0.000 description 2
- 229910018125 Al-Si Inorganic materials 0.000 description 1
- 229910018520 Al—Si Inorganic materials 0.000 description 1
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 1
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 1
- 229910052782 aluminium Inorganic materials 0.000 description 1
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 1
- 239000013078 crystal Substances 0.000 description 1
- 238000005520 cutting process Methods 0.000 description 1
- 230000002950 deficient Effects 0.000 description 1
- 230000006866 deterioration Effects 0.000 description 1
- 239000000428 dust Substances 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 230000005669 field effect Effects 0.000 description 1
- 150000002500 ions Chemical class 0.000 description 1
- 239000000463 material Substances 0.000 description 1
- 230000003647 oxidation Effects 0.000 description 1
- 238000007254 oxidation reaction Methods 0.000 description 1
- 238000002161 passivation Methods 0.000 description 1
- 229910052710 silicon Inorganic materials 0.000 description 1
- 239000010703 silicon Substances 0.000 description 1
- 229910052814 silicon oxide Inorganic materials 0.000 description 1
- 238000003892 spreading Methods 0.000 description 1
- 238000007740 vapor deposition Methods 0.000 description 1
- 238000001039 wet etching Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66674—DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
- H01L29/66712—Vertical DMOS transistors, i.e. VDMOS transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0603—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions
- H01L29/0607—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration
- H01L29/0611—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices
- H01L29/0615—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices by the doping profile or the shape or the arrangement of the PN junction, or with supplementary regions, e.g. junction termination extension [JTE]
- H01L29/0619—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices by the doping profile or the shape or the arrangement of the PN junction, or with supplementary regions, e.g. junction termination extension [JTE] with a supplementary region doped oppositely to or in rectifying contact with the semiconductor containing or contacting region, e.g. guard rings with PN or Schottky junction
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0684—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape, relative sizes or dispositions of the semiconductor regions or junctions between the regions
- H01L29/0692—Surface layout
- H01L29/0696—Surface layout of cellular field-effect devices, e.g. multicellular DMOS transistors or IGBTs
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/402—Field plates
- H01L29/404—Multiple field plate structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7801—DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
- H01L29/7802—Vertical DMOS transistors, i.e. VDMOS transistors
- H01L29/7811—Vertical DMOS transistors, i.e. VDMOS transistors with an edge termination structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7801—DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
- H01L29/7802—Vertical DMOS transistors, i.e. VDMOS transistors
- H01L29/7813—Vertical DMOS transistors, i.e. VDMOS transistors with trench gate electrode, e.g. UMOS transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/86—Types of semiconductor device ; Multistep manufacturing processes therefor controllable only by variation of the electric current supplied, or only the electric potential applied, to one or more of the electrodes carrying the current to be rectified, amplified, oscillated or switched
- H01L29/861—Diodes
- H01L29/8611—Planar PN junction diodes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0603—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions
- H01L29/0607—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration
- H01L29/0611—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices
- H01L29/0615—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices by the doping profile or the shape or the arrangement of the PN junction, or with supplementary regions, e.g. junction termination extension [JTE]
- H01L29/063—Reduced surface field [RESURF] pn-junction structures
- H01L29/0634—Multiple reduced surface field (multi-RESURF) structures, e.g. double RESURF, charge compensation, cool, superjunction (SJ), 3D-RESURF, composite buffer (CB) structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0603—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions
- H01L29/0607—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration
- H01L29/0638—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for preventing surface leakage due to surface inversion layer, e.g. with channel stopper
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/08—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
- H01L29/0843—Source or drain regions of field-effect devices
- H01L29/0847—Source or drain regions of field-effect devices of field-effect transistors with insulated gate
- H01L29/0852—Source or drain regions of field-effect devices of field-effect transistors with insulated gate of DMOS transistors
- H01L29/0873—Drain regions
- H01L29/0878—Impurity concentration or distribution
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/402—Field plates
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Ceramic Engineering (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Manufacturing & Machinery (AREA)
- Electrodes Of Semiconductors (AREA)
Description
本発明は、前記素子活性部と前記素子周縁部が超接合並列pn層を備え、該超接合並列pn層が、半導体基板の主面に垂直方向に形成されるp型領域とn型領域が主面に沿った方向では交互に隣接配置される構造を有し、前記素子周縁部に形成される前記超接合pn層が、前記一方の主面側は前記第2導電型領域のガードリングより深く、前記超接合並列pn層より低不純物濃度の第1導電型領域で覆われる構造を有する半導体装置とすることもできる。
素子周縁部に第一の前記第一絶縁膜を形成する工程と、
前記絶縁膜に前記ガードリングを形成するための窓開けをする工程と、
該窓に第二の前記第一絶縁膜を形成する工程と、
前記両ポリシリコンフィールドプレートを前記窓を挟んで前記第一の第一絶縁膜上にそれぞれ形成すると同時に、前記ポリシリコンつなぎ領域を前記第二の第一絶縁膜上に形成する工程と、
前記第一の第一絶縁膜および前記両フィールドプレートをマスクとして前記ガードリングを形成工程と、
前記両フィールドプレートおよび前記ポリシリコンつなぎ領域を覆う第二絶縁膜を形成する工程と、
前記コンタクトホールを前記第一絶縁膜および前記第二絶縁膜をエッチングすることにより形成する工程と、
をこの順に有する製造方法とすることにより、前記本発明の目的が達成される。
1−2 窓開け部
1 n型ドリフト層
2 p型ベース領域
3 表面n型ドリフト領域
4 p+型コンタクト領域
5 n+型ソース領域
6 ゲート絶縁膜
7 ゲート電極、ポリシリコンゲート電極
8 フィールド酸化膜
8a 層間絶縁膜
9 ソース電極
10 n+型半導体基板
11 ドレイン電極
12 最外周p型領域
21、21a、21b,21c p型ガードリング
22、22a、22b、22c ポリシリコンフィールドプレート
22a−1、22b−1,22c−1 ポリシリコンフィールドプレート
24、24a、24b、24c 金属膜
25 ポリシリコンつなぎ領域
26a、26b コンタクトホール
27、27a、27b、27c ポリシリコン延在部
27d,27e,27f ポリシリコン延在部
41 n型ドリフト領域
42 p型領域
43 n-型低不純物濃度領域
101 素子活性部
102 素子周縁部
102a 直線部
102b 曲率部
Claims (8)
- 第1導電型半導体基板の一方の主面に、主電流の流れる素子活性部と、該素子活性部を取り囲む素子周縁部を備え、該素子周縁部が、直線部と該直線部を連結する曲率部とで前記素子活性部を取り囲むように前記一方の主面の表層に形成される第2導電型領域からなるガードリングと、該ガードリング表面上に第一絶縁膜を介して該ガードリングの内周側と外周側とに分離して配置されるリング状のポリシリコンフィールドプレートと、前記曲率部内の前記ガードリング表面上の前記第一絶縁膜上に前記両ポリシリコンフィールドプレートから両者の間方向にそれぞれ延びるポリシリコンつなぎ領域と、前記ポリシリコンフィールドプレートおよび前記ポリシリコンつなぎ領域を覆う第二絶縁膜と、前記第二絶縁膜および前記第一絶縁膜を開口して前記ポリシリコンつなぎ領域および前記ガードリングに達するように設けられたコンタクトホールと、前記コンタクトホールに配置され、前記ポリシリコンつなぎ領域と前記曲率部内の前記ガードリングとを、導電接続する金属膜と、を備えることを特徴とする半導体装置。
- 前記両ポリシリコンフィールドプレートから両者の間方向にそれぞれ延びるポリシリコンつなぎ領域が接続されていることを特徴とする請求項1に記載の半導体装置。
- 前記両ポリシリコンフィールドプレートから両者の間方向にそれぞれ延びるポリシリコンつなぎ領域が距離を有して配置されることを特徴とする請求項1に記載の半導体装置。
- 前記素子活性部と前記素子周縁部が超接合並列pn層を備え、該超接合並列pn層が、半導体基板の主面に垂直方向に形成されるp型領域とn型領域が主面に沿った方向では交互に隣接配置される構造を有し、前記素子周縁部に形成される前記超接合pn層が、前記一方の主面側では、前記第2導電型領域のガードリングより深くて前記超接合並列pn層より低不純物濃度の第1導電型領域で覆われる構造を有することを特徴とする請求項1ないし3のいずれか一項に記載の半導体装置。
- 前記素子周縁部の曲率部におけるガードリングの幅が前記直線部のガードリングの幅より広いことを特徴とする請求項1ないし4のいずれか一項に記載の半導体装置。
- 前記ポリシリコンつなぎ領域の幅が第2導電型領域からなるガードリングの深さの1/2以下であることを特徴とする請求項1ないし5のいずれか一項に記載の半導体装置。
- 請求項1に記載の半導体装置の製造方法において、
素子周縁部に第一の前記第一絶縁膜を形成する工程と、
前記絶縁膜に前記ガードリングを形成するための窓開けをする工程と、
該窓に第二の前記第一絶縁膜を形成する工程と、
前記両ポリシリコンフィールドプレートを前記窓を挟んで前記第一の第一絶縁膜上にそれぞれ形成すると同時に、前記ポリシリコンつなぎ領域を前記第二の第一絶縁膜上に形成する工程と、
前記第一の第一絶縁膜および前記両フィールドプレートをマスクとして前記ガードリングを形成工程と、
前記両フィールドプレートおよび前記ポリシリコンつなぎ領域を覆う第二絶縁膜を形成する工程と、
前記コンタクトホールを前記第一絶縁膜および前記第二絶縁膜をエッチングすることにより形成する工程と、
をこの順に有することを特徴とする半導体装置の製造方法。 - 素子活性部の第2導電型ベース領域と素子周縁部の第2導電型ガードリングとを形成するための絶縁膜窓開け工程、素子活性部のポリシリコンゲート電極と、素子周縁部内の内周側および外周側に分離されるリング状のポリシリコンフィールドプレートおよび曲率部で前記内周側および外周側に分離されるフィールドプレートから該両フィールドプレート間に延びるポリシリコンつなぎ領域の形成工程、前記ポリシリコンゲート電極をマスクとする素子活性部の第2導電型ベース領域と前記絶縁膜をマスクとする素子周縁部の第2導電型ガードリングの形成工程、素子活性部での主電極の接触用コンタクトホールと、素子周縁部の曲率部で前記ポリシリコンつなぎ領域と前記第2導電型ガードリング表面とに金属膜を接触させて導電接続させるためのコンタクトホールの形成工程をこの順に有することを特徴とする半導体装置の製造方法。
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2010034602A JP5509908B2 (ja) | 2010-02-19 | 2010-02-19 | 半導体装置およびその製造方法 |
CN201110037386.XA CN102163621B (zh) | 2010-02-19 | 2011-01-31 | 半导体器件以及制造半导体器件的方法 |
US13/019,359 US8432013B2 (en) | 2010-02-19 | 2011-02-02 | Semiconductor device and a method of manufacturing the same |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2010034602A JP5509908B2 (ja) | 2010-02-19 | 2010-02-19 | 半導体装置およびその製造方法 |
Publications (2)
Publication Number | Publication Date |
---|---|
JP2011171552A JP2011171552A (ja) | 2011-09-01 |
JP5509908B2 true JP5509908B2 (ja) | 2014-06-04 |
Family
ID=44464742
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2010034602A Active JP5509908B2 (ja) | 2010-02-19 | 2010-02-19 | 半導体装置およびその製造方法 |
Country Status (3)
Country | Link |
---|---|
US (1) | US8432013B2 (ja) |
JP (1) | JP5509908B2 (ja) |
CN (1) | CN102163621B (ja) |
Families Citing this family (27)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP5182376B2 (ja) * | 2008-12-10 | 2013-04-17 | トヨタ自動車株式会社 | 半導体装置 |
JP2012204811A (ja) * | 2011-03-28 | 2012-10-22 | Sony Corp | 半導体装置 |
WO2013021727A1 (ja) * | 2011-08-05 | 2013-02-14 | 富士電機株式会社 | 半導体装置および半導体装置の製造方法 |
JP5676002B2 (ja) * | 2011-09-28 | 2015-02-25 | 三菱電機株式会社 | 半導体装置 |
CN103035634B (zh) * | 2011-10-09 | 2015-06-03 | 上海华虹宏力半导体制造有限公司 | 能够提高雪崩耐量能力的超结器件结构 |
JP2013149761A (ja) * | 2012-01-18 | 2013-08-01 | Fuji Electric Co Ltd | 半導体装置 |
WO2013140572A1 (ja) * | 2012-03-22 | 2013-09-26 | トヨタ自動車株式会社 | 半導体装置 |
CN102723278B (zh) * | 2012-06-26 | 2017-03-29 | 上海华虹宏力半导体制造有限公司 | 半导体结构形成方法 |
EP2927961B1 (en) | 2012-11-29 | 2017-10-18 | Fuji Electric Co., Ltd. | Semiconductor device |
US8829613B1 (en) * | 2013-05-03 | 2014-09-09 | Texas Instruments Incorporated | Stepped dielectric for field plate formation |
CN105393363B (zh) | 2013-06-27 | 2018-01-02 | 三菱电机株式会社 | 半导体器件及其制造方法 |
JP2015126193A (ja) * | 2013-12-27 | 2015-07-06 | 株式会社豊田中央研究所 | 縦型半導体装置 |
JP2015185656A (ja) * | 2014-03-24 | 2015-10-22 | サンケン電気株式会社 | 半導体装置 |
DE102014109208A1 (de) | 2014-07-01 | 2016-01-07 | Infineon Technologies Austria Ag | Ladungskompensationsvorrichtung und ihre herstellung |
JP6185440B2 (ja) * | 2014-09-16 | 2017-08-23 | 株式会社東芝 | 半導体装置 |
JP6319454B2 (ja) * | 2014-10-24 | 2018-05-09 | 富士電機株式会社 | 半導体装置および半導体装置の製造方法 |
CN104377234A (zh) * | 2014-11-05 | 2015-02-25 | 中国东方电气集团有限公司 | 采用金属截止场板的半导体器件终端单元结构及制造方法 |
JP6358343B2 (ja) * | 2015-01-29 | 2018-07-18 | 富士電機株式会社 | 半導体装置 |
JP6649102B2 (ja) * | 2016-02-05 | 2020-02-19 | ルネサスエレクトロニクス株式会社 | 半導体装置 |
WO2018012159A1 (ja) * | 2016-07-15 | 2018-01-18 | 富士電機株式会社 | 炭化珪素半導体装置 |
CN107134491B (zh) * | 2017-03-29 | 2019-11-29 | 西安电子科技大学 | 基于弧形源场板的垂直结构电力电子器件 |
JP6804379B2 (ja) | 2017-04-24 | 2020-12-23 | 三菱電機株式会社 | 半導体装置 |
JP2018186160A (ja) * | 2017-04-25 | 2018-11-22 | パナソニックIpマネジメント株式会社 | 半導体素子 |
EP3490006A1 (en) * | 2017-11-24 | 2019-05-29 | Nexperia B.V. | Semiconductor device with edge termination structure and method of manufacture |
JP7201288B2 (ja) * | 2018-07-26 | 2023-01-10 | ラピスセミコンダクタ株式会社 | 半導体装置 |
CN111106168B (zh) * | 2018-10-26 | 2022-07-01 | 珠海零边界集成电路有限公司 | 半导体器件的终端耐压结构、半导体器件及其制造方法 |
CN114823873B (zh) * | 2022-04-28 | 2023-10-27 | 电子科技大学 | 一种超结功率器件终端结构 |
Family Cites Families (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH09205198A (ja) * | 1996-01-24 | 1997-08-05 | Toyota Motor Corp | 電界効果型半導体装置及び半導体装置の製造方法 |
JP5011612B2 (ja) * | 2000-10-31 | 2012-08-29 | 富士電機株式会社 | 半導体装置 |
JP4126915B2 (ja) * | 2002-01-30 | 2008-07-30 | 富士電機デバイステクノロジー株式会社 | 半導体装置 |
US20070087067A1 (en) * | 2005-10-18 | 2007-04-19 | Yuan Yuan | Semiconductor die having a protective periphery region and method for forming |
US8008734B2 (en) * | 2007-01-11 | 2011-08-30 | Fuji Electric Co., Ltd. | Power semiconductor device |
JP5205856B2 (ja) * | 2007-01-11 | 2013-06-05 | 富士電機株式会社 | 電力用半導体素子 |
JP2009117715A (ja) * | 2007-11-08 | 2009-05-28 | Toshiba Corp | 半導体装置及びその製造方法 |
-
2010
- 2010-02-19 JP JP2010034602A patent/JP5509908B2/ja active Active
-
2011
- 2011-01-31 CN CN201110037386.XA patent/CN102163621B/zh active Active
- 2011-02-02 US US13/019,359 patent/US8432013B2/en active Active
Also Published As
Publication number | Publication date |
---|---|
US20110204469A1 (en) | 2011-08-25 |
CN102163621B (zh) | 2015-07-29 |
JP2011171552A (ja) | 2011-09-01 |
US8432013B2 (en) | 2013-04-30 |
CN102163621A (zh) | 2011-08-24 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP5509908B2 (ja) | 半導体装置およびその製造方法 | |
US11329151B2 (en) | Insulated-gate semiconductor device and method of manufacturing the same | |
US8957502B2 (en) | Semiconductor device | |
US10236372B2 (en) | Silicon carbide semiconductor device and method of manufacturing silicon carbide semiconductor device | |
JP7059555B2 (ja) | 半導体装置 | |
US6825565B2 (en) | Semiconductor device | |
JP4289123B2 (ja) | 半導体装置 | |
JP6009731B2 (ja) | 半導体装置 | |
JP2023101770A (ja) | 半導体装置 | |
JP2018110164A (ja) | 半導体装置 | |
JP7006280B2 (ja) | 半導体装置 | |
JP2023060154A (ja) | 半導体装置 | |
JP7293750B2 (ja) | 超接合炭化珪素半導体装置および超接合炭化珪素半導体装置の製造方法 | |
US11469318B2 (en) | Superjunction semiconductor device having parallel PN structure with column structure and method of manufacturing the same | |
JP2018041853A (ja) | 半導体装置および半導体装置の製造方法 | |
JP7155641B2 (ja) | 半導体装置 | |
JP2019102554A (ja) | 半導体装置 | |
US10141397B2 (en) | Semiconductor device and method of manufacturing the same | |
TWI416732B (zh) | Semiconductor device | |
US10707301B2 (en) | Semiconductor device and method of manufacturing semiconductor device | |
US20200328301A1 (en) | Silicon carbide semiconductor device | |
JP2017092364A (ja) | 半導体装置および半導体装置の製造方法 | |
JP2019003966A (ja) | 炭化珪素半導体装置および炭化珪素半導体装置の製造方法 | |
US11430862B2 (en) | Superjunction semiconductor device including parallel PN structures and method of manufacturing thereof | |
JP7505217B2 (ja) | 超接合半導体装置および超接合半導体装置の製造方法 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A711 | Notification of change in applicant |
Free format text: JAPANESE INTERMEDIATE CODE: A712 Effective date: 20110422 |
|
A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20120614 |
|
A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20131105 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20131112 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20131226 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20140225 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20140310 |
|
R150 | Certificate of patent or registration of utility model |
Ref document number: 5509908 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |