JP5462524B2 - 半導体装置 - Google Patents
半導体装置 Download PDFInfo
- Publication number
- JP5462524B2 JP5462524B2 JP2009116316A JP2009116316A JP5462524B2 JP 5462524 B2 JP5462524 B2 JP 5462524B2 JP 2009116316 A JP2009116316 A JP 2009116316A JP 2009116316 A JP2009116316 A JP 2009116316A JP 5462524 B2 JP5462524 B2 JP 5462524B2
- Authority
- JP
- Japan
- Prior art keywords
- electrode
- layer
- semiconductor device
- via hole
- silicide
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Landscapes
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2009116316A JP5462524B2 (ja) | 2009-05-13 | 2009-05-13 | 半導体装置 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2009116316A JP5462524B2 (ja) | 2009-05-13 | 2009-05-13 | 半導体装置 |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JP2010267695A JP2010267695A (ja) | 2010-11-25 |
| JP2010267695A5 JP2010267695A5 (enExample) | 2012-04-12 |
| JP5462524B2 true JP5462524B2 (ja) | 2014-04-02 |
Family
ID=43364445
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2009116316A Expired - Fee Related JP5462524B2 (ja) | 2009-05-13 | 2009-05-13 | 半導体装置 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JP5462524B2 (enExample) |
Families Citing this family (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP5810693B2 (ja) * | 2011-07-08 | 2015-11-11 | 富士通株式会社 | 電子デバイス及びその製造方法 |
| JP2014011438A (ja) | 2012-07-03 | 2014-01-20 | Toshiba Corp | 半導体装置およびその製造方法 |
| JP5917321B2 (ja) * | 2012-07-12 | 2016-05-11 | 株式会社東芝 | 半導体装置及びその製造方法 |
| JP6468071B2 (ja) * | 2015-05-25 | 2019-02-13 | 富士通株式会社 | 半導体装置及び電子装置並びに半導体装置の製造方法 |
Family Cites Families (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2005109347A (ja) * | 2003-10-01 | 2005-04-21 | Seiko Epson Corp | 半導体装置および半導体装置の製造方法 |
| JP2005276877A (ja) * | 2004-03-23 | 2005-10-06 | Sanyo Electric Co Ltd | 半導体装置およびその製造方法 |
| JP4373866B2 (ja) * | 2004-07-16 | 2009-11-25 | 三洋電機株式会社 | 半導体装置の製造方法 |
-
2009
- 2009-05-13 JP JP2009116316A patent/JP5462524B2/ja not_active Expired - Fee Related
Also Published As
| Publication number | Publication date |
|---|---|
| JP2010267695A (ja) | 2010-11-25 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP5518091B2 (ja) | 半導体装置及び半導体装置の製造方法 | |
| US6897570B2 (en) | Semiconductor device and method of manufacturing same | |
| JP4373866B2 (ja) | 半導体装置の製造方法 | |
| US9177893B2 (en) | Semiconductor component with a front side and a back side metallization layer and manufacturing method thereof | |
| CN108417550B (zh) | 半导体装置及其制造方法 | |
| JP2008546174A5 (enExample) | ||
| US6696357B2 (en) | Method for manufacturing semiconductor integrated circuit devices using a conductive layer to prevent peeling between a bonding pad and an underlying insulating film | |
| JP2001044357A (ja) | 半導体装置およびその製造方法 | |
| CN100524725C (zh) | 半导体装置及其制造方法 | |
| US6576970B2 (en) | Bonding pad structure of semiconductor device and method for fabricating the same | |
| JP2016225466A (ja) | 半導体装置および半導体装置の製造方法 | |
| JP2008210952A (ja) | 半導体装置の製造方法、シリコンインターポーザの製造方法および半導体モジュールの製造方法 | |
| JP5462524B2 (ja) | 半導体装置 | |
| JP5154000B2 (ja) | 半導体装置 | |
| TWI296832B (en) | Bump structures and methods for forming solder bumps | |
| JP7372423B2 (ja) | 半導体素子および半導体装置 | |
| CN100573909C (zh) | 半导体装置及其制造方法 | |
| US7781334B2 (en) | Method of manufacturing a semiconductor device with through-chip vias | |
| JP5324121B2 (ja) | 半導体装置の製造方法 | |
| US20120049349A1 (en) | Semiconductor chips and methods of forming the same | |
| JP2000182989A (ja) | 半導体装置 | |
| US8387459B2 (en) | MEMS sensor | |
| CN103855138A (zh) | 半导体封装及其制造方法 | |
| US20120018880A1 (en) | Semiconductor structure and manufacturing method thereof | |
| TW200849539A (en) | Semiconductor device, chip package and method of fabricating the same |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A521 | Written amendment |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20120228 |
|
| A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20120228 |
|
| A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20131011 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20131022 |
|
| A521 | Written amendment |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20131217 |
|
| TRDD | Decision of grant or rejection written | ||
| A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20140114 |
|
| A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20140117 |
|
| R150 | Certificate of patent or registration of utility model |
Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
| LAPS | Cancellation because of no payment of annual fees |