JP5419583B2 - 配線基板の製造方法 - Google Patents

配線基板の製造方法 Download PDF

Info

Publication number
JP5419583B2
JP5419583B2 JP2009180388A JP2009180388A JP5419583B2 JP 5419583 B2 JP5419583 B2 JP 5419583B2 JP 2009180388 A JP2009180388 A JP 2009180388A JP 2009180388 A JP2009180388 A JP 2009180388A JP 5419583 B2 JP5419583 B2 JP 5419583B2
Authority
JP
Japan
Prior art keywords
layer
wiring
via hole
resin
wiring layer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
JP2009180388A
Other languages
English (en)
Japanese (ja)
Other versions
JP2011035182A (ja
JP2011035182A5 (enExample
Inventor
仁志 伊藤
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Shinko Electric Industries Co Ltd
Original Assignee
Shinko Electric Industries Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Shinko Electric Industries Co Ltd filed Critical Shinko Electric Industries Co Ltd
Priority to JP2009180388A priority Critical patent/JP5419583B2/ja
Publication of JP2011035182A publication Critical patent/JP2011035182A/ja
Publication of JP2011035182A5 publication Critical patent/JP2011035182A5/ja
Application granted granted Critical
Publication of JP5419583B2 publication Critical patent/JP5419583B2/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Landscapes

  • Production Of Multi-Layered Print Wiring Board (AREA)
  • Printing Elements For Providing Electric Connections Between Printed Circuits (AREA)
JP2009180388A 2009-08-03 2009-08-03 配線基板の製造方法 Active JP5419583B2 (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2009180388A JP5419583B2 (ja) 2009-08-03 2009-08-03 配線基板の製造方法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2009180388A JP5419583B2 (ja) 2009-08-03 2009-08-03 配線基板の製造方法

Publications (3)

Publication Number Publication Date
JP2011035182A JP2011035182A (ja) 2011-02-17
JP2011035182A5 JP2011035182A5 (enExample) 2012-08-09
JP5419583B2 true JP5419583B2 (ja) 2014-02-19

Family

ID=43763960

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2009180388A Active JP5419583B2 (ja) 2009-08-03 2009-08-03 配線基板の製造方法

Country Status (1)

Country Link
JP (1) JP5419583B2 (enExample)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20150024093A (ko) * 2013-08-26 2015-03-06 삼성전기주식회사 인쇄회로기판 및 인쇄회로기판 제조 방법
WO2020027022A1 (ja) 2018-07-31 2020-02-06 京セラ株式会社 印刷配線板及び印刷配線板の製造方法

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3790063B2 (ja) * 1999-03-08 2006-06-28 新光電気工業株式会社 多層配線基板及びその製造方法並びに半導体装置
JP2001044589A (ja) * 1999-07-30 2001-02-16 Nitto Denko Corp 回路基板
JP2001267747A (ja) * 2000-03-22 2001-09-28 Nitto Denko Corp 多層回路基板の製造方法
JP4448610B2 (ja) * 2000-10-18 2010-04-14 日東電工株式会社 回路基板の製造方法
JP2004193520A (ja) * 2002-12-13 2004-07-08 Sumitomo Bakelite Co Ltd プリント配線板の製造方法
JP2005109108A (ja) * 2003-09-30 2005-04-21 Ibiden Co Ltd ビルドアッププリント配線板及びその製造方法
JP2006049804A (ja) * 2004-07-07 2006-02-16 Shinko Electric Ind Co Ltd 配線基板の製造方法

Also Published As

Publication number Publication date
JP2011035182A (ja) 2011-02-17

Similar Documents

Publication Publication Date Title
JP5101169B2 (ja) 配線基板とその製造方法
JP5820673B2 (ja) 半導体装置及びその製造方法
KR101077380B1 (ko) 인쇄회로기판 및 그 제조방법
TWI437668B (zh) 佈線板、半導體裝置、佈線板之製造方法及半導體裝置之製造方法
US20080308308A1 (en) Method of manufacturing wiring board, method of manufacturing semiconductor device and wiring board
JP4980295B2 (ja) 配線基板の製造方法、及び半導体装置の製造方法
WO2004103039A1 (ja) 両面配線基板および両面配線基板の製造方法並びに多層配線基板
JP2014154800A (ja) 配線基板及びその製造方法
WO2004014114A1 (ja) 素子内蔵基板の製造方法および素子内蔵基板、ならびに、プリント配線板の製造方法およびプリント配線板
US9711476B2 (en) Wiring board and electronic component device
JPWO2009118925A1 (ja) 電子部品内蔵配線板及びその製造方法
TW201136466A (en) Multilayer wiring substrate
JP5221887B2 (ja) 配線基盤の製造方法
US9137896B2 (en) Wiring substrate
JP6092555B2 (ja) 配線基板の製造方法
JP4170266B2 (ja) 配線基板の製造方法
JP2019212692A (ja) 配線基板及びその製造方法
JPH10190232A (ja) 多層配線基板及びその製造方法
JP4452650B2 (ja) 配線基板およびその製造方法
JP3981227B2 (ja) 多層配線基板とその製造方法
JP5419583B2 (ja) 配線基板の製造方法
JP4975581B2 (ja) 配線基板及びその製造方法
JP2007165513A (ja) 半導体装置用の多層配線基板の製造方法及び半導体装置の製造方法
JP4549695B2 (ja) 配線基板の製造方法
JP2006196768A (ja) 配線基板の製造方法

Legal Events

Date Code Title Description
A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20120622

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20120622

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20130417

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20130423

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20131112

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20131119

R150 Certificate of patent or registration of utility model

Ref document number: 5419583

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150