JP5404144B2 - データ処理装置 - Google Patents

データ処理装置 Download PDF

Info

Publication number
JP5404144B2
JP5404144B2 JP2009094516A JP2009094516A JP5404144B2 JP 5404144 B2 JP5404144 B2 JP 5404144B2 JP 2009094516 A JP2009094516 A JP 2009094516A JP 2009094516 A JP2009094516 A JP 2009094516A JP 5404144 B2 JP5404144 B2 JP 5404144B2
Authority
JP
Japan
Prior art keywords
master bit
register
bit
activation
master
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2009094516A
Other languages
English (en)
Japanese (ja)
Other versions
JP2010244445A (ja
JP2010244445A5 (https=
Inventor
保彦 高橋
裕道 石倉
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Renesas Electronics Corp
Original Assignee
Renesas Electronics Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Renesas Electronics Corp filed Critical Renesas Electronics Corp
Priority to JP2009094516A priority Critical patent/JP5404144B2/ja
Publication of JP2010244445A publication Critical patent/JP2010244445A/ja
Publication of JP2010244445A5 publication Critical patent/JP2010244445A5/ja
Application granted granted Critical
Publication of JP5404144B2 publication Critical patent/JP5404144B2/ja
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Landscapes

  • Bus Control (AREA)
  • Microcomputers (AREA)
JP2009094516A 2009-04-09 2009-04-09 データ処理装置 Expired - Fee Related JP5404144B2 (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2009094516A JP5404144B2 (ja) 2009-04-09 2009-04-09 データ処理装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2009094516A JP5404144B2 (ja) 2009-04-09 2009-04-09 データ処理装置

Publications (3)

Publication Number Publication Date
JP2010244445A JP2010244445A (ja) 2010-10-28
JP2010244445A5 JP2010244445A5 (https=) 2012-05-17
JP5404144B2 true JP5404144B2 (ja) 2014-01-29

Family

ID=43097368

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2009094516A Expired - Fee Related JP5404144B2 (ja) 2009-04-09 2009-04-09 データ処理装置

Country Status (1)

Country Link
JP (1) JP5404144B2 (https=)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2023032496A1 (ja) 2021-09-03 2023-03-09 株式会社村田製作所 インターフェース回路、デジタル回路、通信モジュール及び通信装置

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH06110576A (ja) * 1992-09-25 1994-04-22 Fujitsu Ltd 半導体集積回路装置
JP3653421B2 (ja) * 1998-07-22 2005-05-25 沖電気工業株式会社 タイマ装置

Also Published As

Publication number Publication date
JP2010244445A (ja) 2010-10-28

Similar Documents

Publication Publication Date Title
JP5786100B2 (ja) 周辺機器同士の通信
TWI695266B (zh) 中斷產生單元
TWI671638B (zh) 匯流排系統
JP2002328879A (ja) Ｐｃｉ延伸機能インタフェース及びそれを使用したｐｃｉ装置
CN107092577B (zh) 带有可编程块和模拟电路控制的集成电路器件
US8558582B1 (en) Low latency inter-die trigger serial interface for ADC
US11797421B2 (en) Semiconductor apparatus and debug system
JP6205505B2 (ja) 半導体装置及びその制御方法
JP5404144B2 (ja) データ処理装置
JP2005190195A (ja) マイクロコントローラ
JP5304815B2 (ja) マイクロコンピュータ
US6831583B1 (en) Integrated circuit comprising a microprocessor and an analogue to digital converter which is selectively operable under the control of the microprocessor and independently of the microprocessor, and a method for operating the integrated circuit
US12001362B2 (en) Dynamically reprogrammable topologically unique integrated circuit identification
JP2008293226A (ja) 半導体装置
US8510478B2 (en) Circuit comprising a microprogrammed machine for processing the inputs or the outputs of a processor so as to enable them to enter or leave the circuit according to any communication protocol
US8935548B2 (en) DC-DC converter and operating method thereof
US7058842B2 (en) Microcontroller with multiple function blocks and clock signal control
JP2004157730A (ja) マイクロコンピュータ
JP2001175586A (ja) データプロセッサ及びデータ処理システム
JP2000181899A (ja) マイクロプロセッサ、共用端子制御方法およびリセット処理実行方法
JP2536609B2 (ja) バス選択回路
JPH10105288A (ja) データ処理システムおよび柔軟なリセット設定方法
JP2011232800A (ja) マイクロコンピュータ及び画像表示装置
JP2968749B2 (ja) マイクロプログラム調速制御回路
JP2001134551A (ja) 半導体集積回路およびそのレイアウト設計方法

Legal Events

Date Code Title Description
A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20120327

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20120327

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20130802

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20130808

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20130930

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20131024

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20131029

S531 Written request for registration of change of domicile

Free format text: JAPANESE INTERMEDIATE CODE: R313531

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350

LAPS Cancellation because of no payment of annual fees