JP5286321B2 - ビット検出及び同期のための方法及びシステム - Google Patents

ビット検出及び同期のための方法及びシステム Download PDF

Info

Publication number
JP5286321B2
JP5286321B2 JP2010089089A JP2010089089A JP5286321B2 JP 5286321 B2 JP5286321 B2 JP 5286321B2 JP 2010089089 A JP2010089089 A JP 2010089089A JP 2010089089 A JP2010089089 A JP 2010089089A JP 5286321 B2 JP5286321 B2 JP 5286321B2
Authority
JP
Japan
Prior art keywords
samples
zero
buffer
transitions
bit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2010089089A
Other languages
English (en)
Japanese (ja)
Other versions
JP2010252326A (ja
JP2010252326A5 (enExample
Inventor
リチャード・ルイス・ジンザー
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
General Electric Co
Original Assignee
General Electric Co
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by General Electric Co filed Critical General Electric Co
Publication of JP2010252326A publication Critical patent/JP2010252326A/ja
Publication of JP2010252326A5 publication Critical patent/JP2010252326A5/ja
Application granted granted Critical
Publication of JP5286321B2 publication Critical patent/JP5286321B2/ja
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/02—Speed or phase control by the received code signals, the signals containing no special synchronisation information
    • H04L7/033—Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop
    • H04L7/0337—Selecting between two or more discretely delayed clocks or selecting between two or more discretely delayed received code signals
    • H04L7/0338—Selecting between two or more discretely delayed clocks or selecting between two or more discretely delayed received code signals the correction of the phase error being performed by a feed forward loop

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
  • Digital Transmission Methods That Use Modulated Carrier Waves (AREA)
JP2010089089A 2009-04-15 2010-04-08 ビット検出及び同期のための方法及びシステム Expired - Fee Related JP5286321B2 (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US12/424,071 2009-04-15
US12/424,071 US8306171B2 (en) 2009-04-15 2009-04-15 Method and system for bit detection and synchronization

Publications (3)

Publication Number Publication Date
JP2010252326A JP2010252326A (ja) 2010-11-04
JP2010252326A5 JP2010252326A5 (enExample) 2013-02-28
JP5286321B2 true JP5286321B2 (ja) 2013-09-11

Family

ID=42751238

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2010089089A Expired - Fee Related JP5286321B2 (ja) 2009-04-15 2010-04-08 ビット検出及び同期のための方法及びシステム

Country Status (3)

Country Link
US (1) US8306171B2 (enExample)
JP (1) JP5286321B2 (enExample)
DE (1) DE102010016354A1 (enExample)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8849226B2 (en) * 2009-08-13 2014-09-30 Cascoda Limited Wireless receiver

Family Cites Families (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB1577916A (en) * 1978-01-18 1980-10-29 Ibm Data recognition apparatus
US4453550A (en) * 1982-04-19 1984-06-12 General Electric Company Method and means for detecting a periodic wave structure
JP2680197B2 (ja) * 1990-12-25 1997-11-19 株式会社日立製作所 タイミング抽出回路、タイミング抽出方法およびそれを用いた通信システム
KR0148140B1 (ko) * 1993-06-30 1998-09-15 김광호 심볼 타이밍 복구장치
JP3347848B2 (ja) * 1993-11-08 2002-11-20 株式会社ゼネラル リサーチ オブ エレクトロニックス 多値信号復号回路
US6058150A (en) * 1997-09-30 2000-05-02 Wireless Access, Inc. Method and apparatus for combined timing recovery, frame synchronization and frequency offset correction in a receiver
JP3294566B2 (ja) * 1999-05-28 2002-06-24 沖電気工業株式会社 ビット位相同期装置
KR100371300B1 (ko) * 1999-06-21 2003-02-06 샤프 가부시키가이샤 비트동기회로
JP3824204B2 (ja) * 2000-05-09 2006-09-20 三菱電機株式会社 情報再生装置
TW482902B (en) * 2000-08-25 2002-04-11 Ind Tech Res Inst Dynamic period detecting method and detector
JP4489922B2 (ja) * 2000-09-22 2010-06-23 株式会社日立国際電気 復調方法
CN101044679B (zh) * 2004-10-20 2012-04-18 半导体元件工业有限责任公司 高精度零交叉检测器及其方法
US7453926B2 (en) * 2005-06-01 2008-11-18 Mediatek Incorporation Bit synchronization detection methods and systems

Also Published As

Publication number Publication date
JP2010252326A (ja) 2010-11-04
DE102010016354A1 (de) 2010-10-21
US8306171B2 (en) 2012-11-06
US20100266079A1 (en) 2010-10-21

Similar Documents

Publication Publication Date Title
CA2363927C (en) Synchronization signal detector and method
KR101824399B1 (ko) 개선된 패킷 검출 및 심볼 타이밍 포착 기법을 사용하는 블루투스 수신 방법 및 장치
US10015029B2 (en) Bluetooth signal receiving method and device using improved symbol timing offset compensation
US10511472B2 (en) Method of simultaneously performing packet detection, symbol timing acquisition, and carrier frequency offset estimation using multiple correlation detection, and bluetooth apparatus using same
KR100518600B1 (ko) 가드 인터벌 및 고속 푸리에 변환 모드 검출기를 구비하는디지털 비디오 방송 수신기, 및 그 방법
US9722845B2 (en) Bluetooth low energy frequency offset and modulation index estimation
US20120128103A1 (en) Symbol rate detector and receiver
JP5286321B2 (ja) ビット検出及び同期のための方法及びシステム
KR100534592B1 (ko) 디지털 통신 시스템의 수신 장치 및 그 방법
JP5639777B2 (ja) Ｄｃオフセット補償システムおよび方法
JP4199269B2 (ja) 送信装置、受信装置、送信方法及び受信方法
JP3973332B2 (ja) ディジタル変復調の同期方式
KR20040046168A (ko) 다중레벨 변조 기법을 위한 타이밍 동기루프 제어 장치를이용한 심볼 타이밍 동기 장치 및 그 방법
JP2011077639A (ja) 受信機の同期方法および受信回路
JP3783853B2 (ja) Ｆｓｋ復調信号の中心レベル検出補正回路
CN114726400B (zh) 一种盲跳频图案fhss信号去跳频方法
KR100655601B1 (ko) 윈도우 기반 타이밍 복원 장치 및 방법
KR100438519B1 (ko) 순방향 구조로 심볼 타이밍을 추정하는 수신 시스템 및 그타이밍 추정방법
JP2007181016A (ja) 判定タイミング同期回路及び受信回路
KR102129285B1 (ko) 이원 상관기와 구간합 궤환을 이용하여 반송파 주파수 오프셋 추정 및 패킷 검출을 동시에 수행하는 방법 및 그 수신 장치
KR102097366B1 (ko) 구간합 궤환을 이용하는 반송파 주파수 오프셋 추정 방법 및 그 수신 장치
KR100937406B1 (ko) 반송파 복구를 위한 간략화된 위상 오차 검출기
JP3665617B2 (ja) 復調回路
JP4180967B2 (ja) 信号復調装置
JP2008219433A (ja) シンボルクロック再生装置および復調器

Legal Events

Date Code Title Description
A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20130116

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20130116

A871 Explanation of circumstances concerning accelerated examination

Free format text: JAPANESE INTERMEDIATE CODE: A871

Effective date: 20130116

A975 Report on accelerated examination

Free format text: JAPANESE INTERMEDIATE CODE: A971005

Effective date: 20130129

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20130219

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20130403

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20130507

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20130603

LAPS Cancellation because of no payment of annual fees