JP5230870B2 - 半導体素子の製造方法及び構造 - Google Patents

半導体素子の製造方法及び構造 Download PDF

Info

Publication number
JP5230870B2
JP5230870B2 JP2008545894A JP2008545894A JP5230870B2 JP 5230870 B2 JP5230870 B2 JP 5230870B2 JP 2008545894 A JP2008545894 A JP 2008545894A JP 2008545894 A JP2008545894 A JP 2008545894A JP 5230870 B2 JP5230870 B2 JP 5230870B2
Authority
JP
Japan
Prior art keywords
wafer
layer
region
gate
channel
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
JP2008545894A
Other languages
English (en)
Japanese (ja)
Other versions
JP2009520364A5 (enExample
JP2009520364A (ja
Inventor
ティ． スウィフト、クレイグ
エル． チンダロール、ゴウリシャンカー
ビー． ダオ、トゥイ
エイ． サッド、マイケル
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NXP USA Inc
Original Assignee
NXP USA Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NXP USA Inc filed Critical NXP USA Inc
Publication of JP2009520364A publication Critical patent/JP2009520364A/ja
Publication of JP2009520364A5 publication Critical patent/JP2009520364A5/ja
Application granted granted Critical
Publication of JP5230870B2 publication Critical patent/JP5230870B2/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D86/00—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates
    • H10D86/201—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates the substrates comprising an insulating layer on a semiconductor body, e.g. SOI
    • B—PERFORMING OPERATIONS; TRANSPORTING
    • B82—NANOTECHNOLOGY
    • B82Y—SPECIFIC USES OR APPLICATIONS OF NANOSTRUCTURES; MEASUREMENT OR ANALYSIS OF NANOSTRUCTURES; MANUFACTURE OR TREATMENT OF NANOSTRUCTURES
    • B82Y10/00—Nanotechnology for information processing, storage or transmission, e.g. quantum computing or single electron logic
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/01—Manufacture or treatment
    • H10D30/021—Manufacture or treatment of FETs having insulated gates [IGFET]
    • H10D30/0411—Manufacture or treatment of FETs having insulated gates [IGFET] of FETs having floating gates
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/01—Manufacture or treatment
    • H10D30/021—Manufacture or treatment of FETs having insulated gates [IGFET]
    • H10D30/0413—Manufacture or treatment of FETs having insulated gates [IGFET] of FETs having charge-trapping gate insulators, e.g. MNOS transistors
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/60—Insulated-gate field-effect transistors [IGFET]
    • H10D30/68—Floating-gate IGFETs
    • H10D30/687—Floating-gate IGFETs having more than two programming levels
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/60—Insulated-gate field-effect transistors [IGFET]
    • H10D30/69—IGFETs having charge trapping gate insulators, e.g. MNOS transistors
    • H10D30/691—IGFETs having charge trapping gate insulators, e.g. MNOS transistors having more than two programming levels
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D64/00—Electrodes of devices having potential barriers
    • H10D64/01—Manufacture or treatment
    • H10D64/031—Manufacture or treatment of data-storage electrodes
    • H10D64/035—Manufacture or treatment of data-storage electrodes comprising conductor-insulator-conductor-insulator-semiconductor structures
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D64/00—Electrodes of devices having potential barriers
    • H10D64/01—Manufacture or treatment
    • H10D64/031—Manufacture or treatment of data-storage electrodes
    • H10D64/037—Manufacture or treatment of data-storage electrodes comprising charge-trapping insulators
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D86/00—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates
    • H10D86/01—Manufacture or treatment

Landscapes

  • Engineering & Computer Science (AREA)
  • Chemical & Material Sciences (AREA)
  • Nanotechnology (AREA)
  • Physics & Mathematics (AREA)
  • Mathematical Physics (AREA)
  • Theoretical Computer Science (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Semiconductor Memories (AREA)
  • Non-Volatile Memory (AREA)
  • Thin Film Transistor (AREA)
JP2008545894A 2005-12-14 2006-11-08 半導体素子の製造方法及び構造 Active JP5230870B2 (ja)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US11/300,077 US7679125B2 (en) 2005-12-14 2005-12-14 Back-gated semiconductor device with a storage layer and methods for forming thereof
US11/300,077 2005-12-14
PCT/US2006/060639 WO2007094873A2 (en) 2005-12-14 2006-11-08 Back-gated semiconductor device with a storage layer

Publications (3)

Publication Number Publication Date
JP2009520364A JP2009520364A (ja) 2009-05-21
JP2009520364A5 JP2009520364A5 (enExample) 2009-12-24
JP5230870B2 true JP5230870B2 (ja) 2013-07-10

Family

ID=38139941

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2008545894A Active JP5230870B2 (ja) 2005-12-14 2006-11-08 半導体素子の製造方法及び構造

Country Status (4)

Country Link
US (1) US7679125B2 (enExample)
JP (1) JP5230870B2 (enExample)
CN (1) CN101416281B (enExample)
WO (1) WO2007094873A2 (enExample)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI479609B (zh) * 2010-05-19 2015-04-01 Winbond Electronics Corp 快閃記憶體之製作方法
US9780231B1 (en) 2016-09-21 2017-10-03 Globalfoundries Singapore Pte. Ltd. Integrated circuits with flash memory and methods for producing the same
US10522561B2 (en) 2017-08-23 2019-12-31 Yangtze Memory Technologies Co., Ltd. Method for forming a three-dimensional memory device
CN107464817B (zh) * 2017-08-23 2018-09-18 长江存储科技有限责任公司 一种3d nand闪存的制作方法
US11061146B2 (en) * 2019-01-24 2021-07-13 International Business Machines Corporation Nanosheet radiation dosimeter

Family Cites Families (41)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CH461646A (de) * 1967-04-18 1968-08-31 Ibm Feld-Effekt-Transistor und Verfahren zu seiner Herstellung
CN1012310B (zh) * 1985-05-01 1991-04-03 得克萨斯仪器公司 超大规模集成电路的局部互连方法及其结构
US5273921A (en) 1991-12-27 1993-12-28 Purdue Research Foundation Methods for fabricating a dual-gated semiconductor-on-insulator field effect transistor
JP2817500B2 (ja) * 1992-02-07 1998-10-30 日本電気株式会社 不揮発性半導体記憶装置
JP2877103B2 (ja) 1996-10-21 1999-03-31 日本電気株式会社 不揮発性半導体記憶装置およびその製造方法
US5773331A (en) 1996-12-17 1998-06-30 International Business Machines Corporation Method for making single and double gate field effect transistors with sidewall source-drain contacts
US6064589A (en) 1998-02-02 2000-05-16 Walker; Darryl G. Double gate DRAM memory cell
US6339002B1 (en) 1999-02-10 2002-01-15 International Business Machines Corporation Method utilizing CMP to fabricate double gate MOSFETS with conductive sidewall contacts
TWI231969B (en) 1999-03-26 2005-05-01 Mosel Vitelic Inc Method for forming dual-gate MOS and interconnect with self-aligned contact
US6365465B1 (en) 1999-03-19 2002-04-02 International Business Machines Corporation Self-aligned double-gate MOSFET by selective epitaxy and silicon wafer bonding techniques
US6392271B1 (en) 1999-06-28 2002-05-21 Intel Corporation Structure and process flow for fabrication of dual gate floating body integrated MOS transistors
US6982460B1 (en) 2000-07-07 2006-01-03 International Business Machines Corporation Self-aligned gate MOSFET with separate gates
US6642115B1 (en) 2000-05-15 2003-11-04 International Business Machines Corporation Double-gate FET with planarized surfaces and self-aligned silicides
JP4823408B2 (ja) * 2000-06-08 2011-11-24 ルネサスエレクトロニクス株式会社 不揮発性半導体記憶装置
GB0021030D0 (en) * 2000-08-26 2000-10-11 Koninkl Philips Electronics Nv A method of forming a bottom-gate thin film transistor
KR100401130B1 (ko) 2001-03-28 2003-10-10 한국전자통신연구원 수직형 채널을 가지는 초미세 ｍｏｓ 트랜지스터 제조방법
US6888198B1 (en) * 2001-06-04 2005-05-03 Advanced Micro Devices, Inc. Straddled gate FDSOI device
KR100425462B1 (ko) * 2001-09-10 2004-03-30 삼성전자주식회사 Ｓｏｉ 상의 반도체 장치 및 그의 제조방법
US6870225B2 (en) * 2001-11-02 2005-03-22 International Business Machines Corporation Transistor structure with thick recessed source/drain structures and fabrication process of same
US6646307B1 (en) 2002-02-21 2003-11-11 Advanced Micro Devices, Inc. MOSFET having a double gate
US6580132B1 (en) 2002-04-10 2003-06-17 International Business Machines Corporation Damascene double-gate FET
US6870213B2 (en) * 2002-05-10 2005-03-22 International Business Machines Corporation EEPROM device with substrate hot-electron injector for low-power
US7074623B2 (en) 2002-06-07 2006-07-11 Amberwave Systems Corporation Methods of forming strained-semiconductor-on-insulator finFET device structures
US6812527B2 (en) 2002-09-05 2004-11-02 International Business Machines Corporation Method to control device threshold of SOI MOSFET's
JP3634830B2 (ja) * 2002-09-25 2005-03-30 株式会社東芝 電力用半導体素子
US7057234B2 (en) * 2002-12-06 2006-06-06 Cornell Research Foundation, Inc. Scalable nano-transistor and memory using back-side trapping
JP4121844B2 (ja) 2002-12-12 2008-07-23 新日本無線株式会社 利得可変型増幅器
US6946696B2 (en) 2002-12-23 2005-09-20 International Business Machines Corporation Self-aligned isolation double-gate FET
CN1194415C (zh) * 2003-05-29 2005-03-23 北京大学 背栅mos晶体管及其制作方法和静态随机存储器
US6909139B2 (en) * 2003-06-27 2005-06-21 Infineon Technologies Ag One transistor flash memory cell
US6919647B2 (en) 2003-07-03 2005-07-19 American Semiconductor, Inc. SRAM cell
US7280456B2 (en) 2003-07-28 2007-10-09 Intel Corporation Methods and apparatus for determining the state of a variable resistive layer in a material stack
US7018873B2 (en) 2003-08-13 2006-03-28 International Business Machines Corporation Method of making a device threshold control of front-gate silicon-on-insulator MOSFET using a self-aligned back-gate
KR100576703B1 (ko) * 2003-10-23 2006-05-03 한국전자통신연구원 금속-절연체 상전이 고속 스위칭 소자 및 그 제조 방법
DE10361695B3 (de) * 2003-12-30 2005-02-03 Infineon Technologies Ag Transistorstruktur mit gekrümmtem Kanal, Speicherzelle und Speicherzellenfeld für DRAMs sowie Verfahren zur Herstellung eines DRAMs
US6855982B1 (en) 2004-02-02 2005-02-15 Advanced Micro Devices, Inc. Self aligned double gate transistor having a strained channel region and process therefor
KR100546409B1 (ko) * 2004-05-11 2006-01-26 삼성전자주식회사 리세스 채널을 구비한 2-비트 소노스형 메모리 셀 및 그제조방법
US7132751B2 (en) * 2004-06-22 2006-11-07 Intel Corporation Memory cell using silicon carbide
CN100479193C (zh) * 2004-08-17 2009-04-15 北京大学 浮栅闪存场效应晶体管
US7276760B2 (en) * 2005-02-25 2007-10-02 Micron Technology, Inc. Low power memory subsystem with progressive non-volatility
US7402850B2 (en) * 2005-06-21 2008-07-22 Micron Technology, Inc. Back-side trapped non-volatile memory device

Also Published As

Publication number Publication date
US7679125B2 (en) 2010-03-16
WO2007094873A3 (en) 2008-11-06
US20070134888A1 (en) 2007-06-14
CN101416281B (zh) 2012-03-21
CN101416281A (zh) 2009-04-22
JP2009520364A (ja) 2009-05-21
WO2007094873A2 (en) 2007-08-23

Similar Documents

Publication Publication Date Title
US9331094B2 (en) Method of selective filling of memory openings
US7986006B2 (en) Single transistor memory cell with reduced recombination rates
US9799776B2 (en) Semi-floating gate FET
US11881505B2 (en) Tri-layer STI liner for nanosheet leakage control
US20060091432A1 (en) Damascene gate field effect transistor with an internal spacer structure
US7211858B2 (en) Split gate storage device including a horizontal first gate and a vertical second gate in a trench
US7238555B2 (en) Single transistor memory cell with reduced programming voltages
US10319647B2 (en) Semiconductor structure with overlapping fins having different directions, and methods of fabricating the same
JP2007511090A (ja) ３つの電気絶縁電極を有するトランジスタ及びトランジスタの形成方法
JP2005514771A (ja) ボディ結合型絶縁膜上シリコン半導体デバイス及びその方法
TW201342433A (zh) 具凹入合併鰭及襯底的絕緣層上半導體鰭式場效電晶體用以加強應力偶合
US20070166901A1 (en) Method for fabricating soi device
US6998682B2 (en) Method of forming a partially depleted silicon on insulator (PDSOI) transistor with a pad lock body extension
CN101159272A (zh) 混合取向基板上用于嵌入的沟槽存储器的结构及制造方法
US20220059677A1 (en) Vertical field effect transistor with self-aligned source and drain top junction
US20100027355A1 (en) Planar double gate transistor storage cell
JP4442454B2 (ja) 不揮発性半導体メモリの製造方法
JP5230870B2 (ja) 半導体素子の製造方法及び構造
TWI435373B (zh) 具有埋藏摻雜層之完全耗盡型絕緣體上矽裝置
JP2008503098A (ja) セミコンダクタ・オン・インシュレータ半導体装置及び製造方法
US7563681B2 (en) Double-gated non-volatile memory and methods for forming thereof
JP2013516762A (ja) 低寄生容量ボディ・コンタクト・トランジスタ
JP2023554462A (ja) 双極子ライナを備えた非力垂直輸送電界効果トランジスタ

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20091030

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20091030

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20120619

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20120621

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20120918

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20130226

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20130320

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20160329

Year of fee payment: 3

R150 Certificate of patent or registration of utility model

Ref document number: 5230870

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

Free format text: JAPANESE INTERMEDIATE CODE: R150

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

S533 Written request for registration of change of name

Free format text: JAPANESE INTERMEDIATE CODE: R313533

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

S111 Request for change of ownership or part of ownership

Free format text: JAPANESE INTERMEDIATE CODE: R313113

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250