JP5188095B2 - 半導体装置 - Google Patents
半導体装置 Download PDFInfo
- Publication number
- JP5188095B2 JP5188095B2 JP2007115522A JP2007115522A JP5188095B2 JP 5188095 B2 JP5188095 B2 JP 5188095B2 JP 2007115522 A JP2007115522 A JP 2007115522A JP 2007115522 A JP2007115522 A JP 2007115522A JP 5188095 B2 JP5188095 B2 JP 5188095B2
- Authority
- JP
- Japan
- Prior art keywords
- region
- impurity
- layer
- element isolation
- regions
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Landscapes
- Element Separation (AREA)
- Semiconductor Memories (AREA)
- Non-Volatile Memory (AREA)
- Thin Film Transistor (AREA)
- Dram (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2007115522A JP5188095B2 (ja) | 2006-04-28 | 2007-04-25 | 半導体装置 |
Applications Claiming Priority (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2006126984 | 2006-04-28 | ||
| JP2006126984 | 2006-04-28 | ||
| JP2007115522A JP5188095B2 (ja) | 2006-04-28 | 2007-04-25 | 半導体装置 |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JP2007318108A JP2007318108A (ja) | 2007-12-06 |
| JP2007318108A5 JP2007318108A5 (enExample) | 2010-06-17 |
| JP5188095B2 true JP5188095B2 (ja) | 2013-04-24 |
Family
ID=38851655
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2007115522A Expired - Fee Related JP5188095B2 (ja) | 2006-04-28 | 2007-04-25 | 半導体装置 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JP5188095B2 (enExample) |
Families Citing this family (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP5486166B2 (ja) * | 2008-06-16 | 2014-05-07 | 株式会社豊田中央研究所 | 半導体装置とその製造方法 |
| US8415751B2 (en) * | 2010-12-30 | 2013-04-09 | Intel Corporation | Method to reduce contact resistance of N-channel transistors by using a III-V semiconductor interlayer in source and drain |
| JP6448503B2 (ja) * | 2015-09-10 | 2019-01-09 | 東芝メモリ株式会社 | 不揮発性半導体記憶装置 |
Family Cites Families (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5278077A (en) * | 1993-03-10 | 1994-01-11 | Sharp Microelectronics Technology, Inc. | Pin-hole patch method for implanted dielectric layer |
| JPH0832072A (ja) * | 1994-07-13 | 1996-02-02 | Fuji Xerox Co Ltd | 半導体装置 |
| KR0154292B1 (ko) * | 1995-06-20 | 1998-12-01 | 김주용 | 반도체 소자의 소자분리막 형성방법 |
| JP2005129635A (ja) * | 2003-10-22 | 2005-05-19 | Seiko Epson Corp | Soi半導体集積回路装置及びその製造方法 |
-
2007
- 2007-04-25 JP JP2007115522A patent/JP5188095B2/ja not_active Expired - Fee Related
Also Published As
| Publication number | Publication date |
|---|---|
| JP2007318108A (ja) | 2007-12-06 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| KR101370295B1 (ko) | 반도체 장치 및 반도체 장치의 제작 방법 | |
| CN101064320B (zh) | 半导体器件及其制造方法 | |
| CN101064321B (zh) | 半导体器件及其制造方法 | |
| JP5216360B2 (ja) | 半導体装置 | |
| JP5285235B2 (ja) | 半導体装置 | |
| JP5947935B2 (ja) | 半導体装置の作製方法 | |
| JP5337373B2 (ja) | 半導体装置の作製方法 | |
| JP5235333B2 (ja) | 半導体装置の作製方法 | |
| JP5142550B2 (ja) | 半導体装置の作製方法 | |
| JP2008270774A (ja) | 半導体装置の作製方法 | |
| JP5271504B2 (ja) | 半導体装置の作製方法 | |
| KR20120082815A (ko) | 기억장치, 반도체 장치, 검출 방법 | |
| JP5271505B2 (ja) | 半導体装置 | |
| JP2007318108A (ja) | 半導体装置、及び半導体装置の作製方法 | |
| JP5164404B2 (ja) | 不揮発性半導体記憶装置 | |
| JP2008047884A (ja) | 半導体装置の作製方法及び不揮発性半導体記憶装置の作製方法 | |
| JP5132171B2 (ja) | 不揮発性半導体記憶装置及びその作製方法並びに半導体装置及びその作製方法 | |
| JP5121217B2 (ja) | 半導体装置の作製方法 | |
| JP5466815B2 (ja) | 半導体装置 | |
| JP2007294910A (ja) | 不揮発性半導体記憶装置 | |
| JP2007294911A (ja) | 不揮発性半導体記憶装置 | |
| JP2007288177A (ja) | 不揮発性半導体記憶装置 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20100423 |
|
| A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20100423 |
|
| A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20121017 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20121030 |
|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20121217 |
|
| TRDD | Decision of grant or rejection written | ||
| A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20130115 |
|
| A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20130122 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20160201 Year of fee payment: 3 |
|
| R150 | Certificate of patent or registration of utility model |
Ref document number: 5188095 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20160201 Year of fee payment: 3 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| LAPS | Cancellation because of no payment of annual fees |